Commit | Line | Data |
---|---|---|
771fe6b9 JG |
1 | /* |
2 | * Copyright 2008 Advanced Micro Devices, Inc. | |
3 | * Copyright 2008 Red Hat Inc. | |
4 | * Copyright 2009 Jerome Glisse. | |
5 | * | |
6 | * Permission is hereby granted, free of charge, to any person obtaining a | |
7 | * copy of this software and associated documentation files (the "Software"), | |
8 | * to deal in the Software without restriction, including without limitation | |
9 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
10 | * and/or sell copies of the Software, and to permit persons to whom the | |
11 | * Software is furnished to do so, subject to the following conditions: | |
12 | * | |
13 | * The above copyright notice and this permission notice shall be included in | |
14 | * all copies or substantial portions of the Software. | |
15 | * | |
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
19 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR | |
20 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, | |
21 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR | |
22 | * OTHER DEALINGS IN THE SOFTWARE. | |
23 | * | |
24 | * Authors: Dave Airlie | |
25 | * Alex Deucher | |
26 | * Jerome Glisse | |
27 | */ | |
28 | #include <linux/seq_file.h> | |
5a0e3ad6 | 29 | #include <linux/slab.h> |
771fe6b9 JG |
30 | #include "drmP.h" |
31 | #include "radeon_drm.h" | |
32 | #include "radeon_reg.h" | |
33 | #include "radeon.h" | |
34 | #include "atom.h" | |
35 | ||
36 | int radeon_debugfs_ib_init(struct radeon_device *rdev); | |
ec1a6cce | 37 | int radeon_debugfs_ring_init(struct radeon_device *rdev, struct radeon_ring *ring); |
771fe6b9 | 38 | |
ce580fab AK |
39 | u32 radeon_get_ib_value(struct radeon_cs_parser *p, int idx) |
40 | { | |
41 | struct radeon_cs_chunk *ibc = &p->chunks[p->chunk_ib_idx]; | |
42 | u32 pg_idx, pg_offset; | |
43 | u32 idx_value = 0; | |
44 | int new_page; | |
45 | ||
46 | pg_idx = (idx * 4) / PAGE_SIZE; | |
47 | pg_offset = (idx * 4) % PAGE_SIZE; | |
48 | ||
49 | if (ibc->kpage_idx[0] == pg_idx) | |
50 | return ibc->kpage[0][pg_offset/4]; | |
51 | if (ibc->kpage_idx[1] == pg_idx) | |
52 | return ibc->kpage[1][pg_offset/4]; | |
53 | ||
54 | new_page = radeon_cs_update_pages(p, pg_idx); | |
55 | if (new_page < 0) { | |
56 | p->parser_error = new_page; | |
57 | return 0; | |
58 | } | |
59 | ||
60 | idx_value = ibc->kpage[new_page][pg_offset/4]; | |
61 | return idx_value; | |
62 | } | |
63 | ||
e32eb50d | 64 | void radeon_ring_write(struct radeon_ring *ring, uint32_t v) |
ce580fab AK |
65 | { |
66 | #if DRM_DEBUG_CODE | |
e32eb50d | 67 | if (ring->count_dw <= 0) { |
ce580fab AK |
68 | DRM_ERROR("radeon: writting more dword to ring than expected !\n"); |
69 | } | |
70 | #endif | |
e32eb50d CK |
71 | ring->ring[ring->wptr++] = v; |
72 | ring->wptr &= ring->ptr_mask; | |
73 | ring->count_dw--; | |
74 | ring->ring_free_dw--; | |
ce580fab AK |
75 | } |
76 | ||
b15ba512 JG |
77 | /* |
78 | * IB. | |
79 | */ | |
c1341e52 | 80 | bool radeon_ib_try_free(struct radeon_device *rdev, struct radeon_ib *ib) |
9f93ed39 | 81 | { |
b15ba512 JG |
82 | bool done = false; |
83 | ||
84 | /* only free ib which have been emited */ | |
bb635567 | 85 | if (ib->fence && ib->fence->seq < RADEON_FENCE_NOTEMITED_SEQ) { |
b15ba512 JG |
86 | if (radeon_fence_signaled(ib->fence)) { |
87 | radeon_fence_unref(&ib->fence); | |
557017a0 | 88 | radeon_sa_bo_free(rdev, &ib->sa_bo, NULL); |
b15ba512 JG |
89 | done = true; |
90 | } | |
9f93ed39 | 91 | } |
b15ba512 | 92 | return done; |
9f93ed39 JG |
93 | } |
94 | ||
69e130a6 JG |
95 | int radeon_ib_get(struct radeon_device *rdev, int ring, |
96 | struct radeon_ib **ib, unsigned size) | |
771fe6b9 JG |
97 | { |
98 | struct radeon_fence *fence; | |
b15ba512 JG |
99 | unsigned cretry = 0; |
100 | int r = 0, i, idx; | |
771fe6b9 JG |
101 | |
102 | *ib = NULL; | |
69e130a6 JG |
103 | /* align size on 256 bytes */ |
104 | size = ALIGN(size, 256); | |
b15ba512 | 105 | |
7b1f2485 | 106 | r = radeon_fence_create(rdev, &fence, ring); |
771fe6b9 | 107 | if (r) { |
91cb91be | 108 | dev_err(rdev->dev, "failed to create fence for new IB\n"); |
771fe6b9 JG |
109 | return r; |
110 | } | |
b15ba512 | 111 | |
9fc04b50 | 112 | radeon_mutex_lock(&rdev->ib_pool.mutex); |
b15ba512 JG |
113 | idx = rdev->ib_pool.head_id; |
114 | retry: | |
115 | if (cretry > 5) { | |
116 | dev_err(rdev->dev, "failed to get an ib after 5 retry\n"); | |
9fc04b50 | 117 | radeon_mutex_unlock(&rdev->ib_pool.mutex); |
91cb91be | 118 | radeon_fence_unref(&fence); |
b15ba512 | 119 | return -ENOMEM; |
771fe6b9 | 120 | } |
b15ba512 JG |
121 | cretry++; |
122 | for (i = 0; i < RADEON_IB_POOL_SIZE; i++) { | |
123 | radeon_ib_try_free(rdev, &rdev->ib_pool.ibs[idx]); | |
124 | if (rdev->ib_pool.ibs[idx].fence == NULL) { | |
125 | r = radeon_sa_bo_new(rdev, &rdev->ib_pool.sa_manager, | |
126 | &rdev->ib_pool.ibs[idx].sa_bo, | |
557017a0 | 127 | size, 256, false); |
b15ba512 JG |
128 | if (!r) { |
129 | *ib = &rdev->ib_pool.ibs[idx]; | |
2e0d9910 CK |
130 | (*ib)->ptr = radeon_sa_bo_cpu_addr((*ib)->sa_bo); |
131 | (*ib)->gpu_addr = radeon_sa_bo_gpu_addr((*ib)->sa_bo); | |
b15ba512 | 132 | (*ib)->fence = fence; |
721604a1 | 133 | (*ib)->vm_id = 0; |
dfcf5f36 | 134 | (*ib)->is_const_ib = false; |
b15ba512 JG |
135 | /* ib are most likely to be allocated in a ring fashion |
136 | * thus rdev->ib_pool.head_id should be the id of the | |
137 | * oldest ib | |
138 | */ | |
139 | rdev->ib_pool.head_id = (1 + idx); | |
140 | rdev->ib_pool.head_id &= (RADEON_IB_POOL_SIZE - 1); | |
9fc04b50 | 141 | radeon_mutex_unlock(&rdev->ib_pool.mutex); |
b15ba512 JG |
142 | return 0; |
143 | } | |
91cb91be | 144 | } |
b15ba512 JG |
145 | idx = (idx + 1) & (RADEON_IB_POOL_SIZE - 1); |
146 | } | |
147 | /* this should be rare event, ie all ib scheduled none signaled yet. | |
148 | */ | |
149 | for (i = 0; i < RADEON_IB_POOL_SIZE; i++) { | |
bb635567 JG |
150 | struct radeon_fence *fence = rdev->ib_pool.ibs[idx].fence; |
151 | if (fence && fence->seq < RADEON_FENCE_NOTEMITED_SEQ) { | |
152 | r = radeon_fence_wait(fence, false); | |
b15ba512 JG |
153 | if (!r) { |
154 | goto retry; | |
155 | } | |
156 | /* an error happened */ | |
157 | break; | |
158 | } | |
159 | idx = (idx + 1) & (RADEON_IB_POOL_SIZE - 1); | |
771fe6b9 | 160 | } |
9fc04b50 | 161 | radeon_mutex_unlock(&rdev->ib_pool.mutex); |
b15ba512 JG |
162 | radeon_fence_unref(&fence); |
163 | return r; | |
771fe6b9 JG |
164 | } |
165 | ||
166 | void radeon_ib_free(struct radeon_device *rdev, struct radeon_ib **ib) | |
167 | { | |
168 | struct radeon_ib *tmp = *ib; | |
169 | ||
170 | *ib = NULL; | |
171 | if (tmp == NULL) { | |
172 | return; | |
173 | } | |
9fc04b50 | 174 | radeon_mutex_lock(&rdev->ib_pool.mutex); |
bb635567 | 175 | if (tmp->fence && tmp->fence->seq == RADEON_FENCE_NOTEMITED_SEQ) { |
557017a0 | 176 | radeon_sa_bo_free(rdev, &tmp->sa_bo, NULL); |
b15ba512 JG |
177 | radeon_fence_unref(&tmp->fence); |
178 | } | |
9fc04b50 | 179 | radeon_mutex_unlock(&rdev->ib_pool.mutex); |
771fe6b9 JG |
180 | } |
181 | ||
771fe6b9 JG |
182 | int radeon_ib_schedule(struct radeon_device *rdev, struct radeon_ib *ib) |
183 | { | |
e32eb50d | 184 | struct radeon_ring *ring = &rdev->ring[ib->fence->ring]; |
771fe6b9 JG |
185 | int r = 0; |
186 | ||
e32eb50d | 187 | if (!ib->length_dw || !ring->ready) { |
771fe6b9 | 188 | /* TODO: Nothings in the ib we should report. */ |
91cb91be | 189 | DRM_ERROR("radeon: couldn't schedule IB(%u).\n", ib->idx); |
771fe6b9 JG |
190 | return -EINVAL; |
191 | } | |
ecb114a1 | 192 | |
6cdf6585 | 193 | /* 64 dwords should be enough for fence too */ |
e32eb50d | 194 | r = radeon_ring_lock(rdev, ring, 64); |
771fe6b9 | 195 | if (r) { |
ec4f2ac4 | 196 | DRM_ERROR("radeon: scheduling IB failed (%d).\n", r); |
771fe6b9 JG |
197 | return r; |
198 | } | |
4c87bc26 | 199 | radeon_ring_ib_execute(rdev, ib->fence->ring, ib); |
771fe6b9 | 200 | radeon_fence_emit(rdev, ib->fence); |
e32eb50d | 201 | radeon_ring_unlock_commit(rdev, ring); |
771fe6b9 JG |
202 | return 0; |
203 | } | |
204 | ||
205 | int radeon_ib_pool_init(struct radeon_device *rdev) | |
206 | { | |
d54fbd49 | 207 | struct radeon_sa_manager tmp; |
b15ba512 | 208 | int i, r; |
771fe6b9 | 209 | |
d54fbd49 | 210 | r = radeon_sa_bo_manager_init(rdev, &tmp, |
b15ba512 JG |
211 | RADEON_IB_POOL_SIZE*64*1024, |
212 | RADEON_GEM_DOMAIN_GTT); | |
771fe6b9 | 213 | if (r) { |
771fe6b9 JG |
214 | return r; |
215 | } | |
771fe6b9 | 216 | |
9fc04b50 | 217 | radeon_mutex_lock(&rdev->ib_pool.mutex); |
d54fbd49 | 218 | if (rdev->ib_pool.ready) { |
9fc04b50 | 219 | radeon_mutex_unlock(&rdev->ib_pool.mutex); |
d54fbd49 JG |
220 | radeon_sa_bo_manager_fini(rdev, &tmp); |
221 | return 0; | |
222 | } | |
223 | ||
224 | rdev->ib_pool.sa_manager = tmp; | |
225 | INIT_LIST_HEAD(&rdev->ib_pool.sa_manager.sa_bo); | |
b15ba512 JG |
226 | for (i = 0; i < RADEON_IB_POOL_SIZE; i++) { |
227 | rdev->ib_pool.ibs[i].fence = NULL; | |
771fe6b9 JG |
228 | rdev->ib_pool.ibs[i].idx = i; |
229 | rdev->ib_pool.ibs[i].length_dw = 0; | |
2e0d9910 | 230 | rdev->ib_pool.ibs[i].sa_bo = NULL; |
771fe6b9 | 231 | } |
91cb91be | 232 | rdev->ib_pool.head_id = 0; |
771fe6b9 JG |
233 | rdev->ib_pool.ready = true; |
234 | DRM_INFO("radeon: ib pool ready.\n"); | |
b15ba512 | 235 | |
771fe6b9 JG |
236 | if (radeon_debugfs_ib_init(rdev)) { |
237 | DRM_ERROR("Failed to register debugfs file for IB !\n"); | |
238 | } | |
9fc04b50 | 239 | radeon_mutex_unlock(&rdev->ib_pool.mutex); |
b15ba512 | 240 | return 0; |
771fe6b9 JG |
241 | } |
242 | ||
243 | void radeon_ib_pool_fini(struct radeon_device *rdev) | |
244 | { | |
b15ba512 | 245 | unsigned i; |
4c788679 | 246 | |
9fc04b50 | 247 | radeon_mutex_lock(&rdev->ib_pool.mutex); |
b15ba512 JG |
248 | if (rdev->ib_pool.ready) { |
249 | for (i = 0; i < RADEON_IB_POOL_SIZE; i++) { | |
557017a0 | 250 | radeon_sa_bo_free(rdev, &rdev->ib_pool.ibs[i].sa_bo, NULL); |
b15ba512 | 251 | radeon_fence_unref(&rdev->ib_pool.ibs[i].fence); |
4c788679 | 252 | } |
b15ba512 JG |
253 | radeon_sa_bo_manager_fini(rdev, &rdev->ib_pool.sa_manager); |
254 | rdev->ib_pool.ready = false; | |
771fe6b9 | 255 | } |
9fc04b50 | 256 | radeon_mutex_unlock(&rdev->ib_pool.mutex); |
771fe6b9 JG |
257 | } |
258 | ||
b15ba512 JG |
259 | int radeon_ib_pool_start(struct radeon_device *rdev) |
260 | { | |
261 | return radeon_sa_bo_manager_start(rdev, &rdev->ib_pool.sa_manager); | |
262 | } | |
263 | ||
264 | int radeon_ib_pool_suspend(struct radeon_device *rdev) | |
265 | { | |
266 | return radeon_sa_bo_manager_suspend(rdev, &rdev->ib_pool.sa_manager); | |
267 | } | |
771fe6b9 | 268 | |
7bd560e8 CK |
269 | int radeon_ib_ring_tests(struct radeon_device *rdev) |
270 | { | |
271 | unsigned i; | |
272 | int r; | |
273 | ||
274 | for (i = 0; i < RADEON_NUM_RINGS; ++i) { | |
275 | struct radeon_ring *ring = &rdev->ring[i]; | |
276 | ||
277 | if (!ring->ready) | |
278 | continue; | |
279 | ||
280 | r = radeon_ib_test(rdev, i, ring); | |
281 | if (r) { | |
282 | ring->ready = false; | |
283 | ||
284 | if (i == RADEON_RING_TYPE_GFX_INDEX) { | |
285 | /* oh, oh, that's really bad */ | |
286 | DRM_ERROR("radeon: failed testing IB on GFX ring (%d).\n", r); | |
287 | rdev->accel_working = false; | |
288 | return r; | |
289 | ||
290 | } else { | |
291 | /* still not good, but we can live with it */ | |
292 | DRM_ERROR("radeon: failed testing IB on ring %d (%d).\n", i, r); | |
293 | } | |
294 | } | |
295 | } | |
296 | return 0; | |
297 | } | |
298 | ||
771fe6b9 JG |
299 | /* |
300 | * Ring. | |
301 | */ | |
e32eb50d | 302 | int radeon_ring_index(struct radeon_device *rdev, struct radeon_ring *ring) |
bf852799 CK |
303 | { |
304 | /* r1xx-r5xx only has CP ring */ | |
305 | if (rdev->family < CHIP_R600) | |
306 | return RADEON_RING_TYPE_GFX_INDEX; | |
307 | ||
308 | if (rdev->family >= CHIP_CAYMAN) { | |
e32eb50d | 309 | if (ring == &rdev->ring[CAYMAN_RING_TYPE_CP1_INDEX]) |
bf852799 | 310 | return CAYMAN_RING_TYPE_CP1_INDEX; |
e32eb50d | 311 | else if (ring == &rdev->ring[CAYMAN_RING_TYPE_CP2_INDEX]) |
bf852799 CK |
312 | return CAYMAN_RING_TYPE_CP2_INDEX; |
313 | } | |
314 | return RADEON_RING_TYPE_GFX_INDEX; | |
315 | } | |
316 | ||
e32eb50d | 317 | void radeon_ring_free_size(struct radeon_device *rdev, struct radeon_ring *ring) |
771fe6b9 | 318 | { |
78c5560a AD |
319 | u32 rptr; |
320 | ||
724c80e1 | 321 | if (rdev->wb.enabled) |
78c5560a | 322 | rptr = le32_to_cpu(rdev->wb.wb[ring->rptr_offs/4]); |
5596a9db | 323 | else |
78c5560a AD |
324 | rptr = RREG32(ring->rptr_reg); |
325 | ring->rptr = (rptr & ring->ptr_reg_mask) >> ring->ptr_reg_shift; | |
771fe6b9 | 326 | /* This works because ring_size is a power of 2 */ |
e32eb50d CK |
327 | ring->ring_free_dw = (ring->rptr + (ring->ring_size / 4)); |
328 | ring->ring_free_dw -= ring->wptr; | |
329 | ring->ring_free_dw &= ring->ptr_mask; | |
330 | if (!ring->ring_free_dw) { | |
331 | ring->ring_free_dw = ring->ring_size / 4; | |
771fe6b9 JG |
332 | } |
333 | } | |
334 | ||
7b1f2485 | 335 | |
e32eb50d | 336 | int radeon_ring_alloc(struct radeon_device *rdev, struct radeon_ring *ring, unsigned ndw) |
771fe6b9 JG |
337 | { |
338 | int r; | |
339 | ||
340 | /* Align requested size with padding so unlock_commit can | |
341 | * pad safely */ | |
e32eb50d CK |
342 | ndw = (ndw + ring->align_mask) & ~ring->align_mask; |
343 | while (ndw > (ring->ring_free_dw - 1)) { | |
344 | radeon_ring_free_size(rdev, ring); | |
345 | if (ndw < ring->ring_free_dw) { | |
771fe6b9 JG |
346 | break; |
347 | } | |
8a47cc9e | 348 | r = radeon_fence_wait_next_locked(rdev, radeon_ring_index(rdev, ring)); |
91700f3c | 349 | if (r) |
771fe6b9 | 350 | return r; |
771fe6b9 | 351 | } |
e32eb50d CK |
352 | ring->count_dw = ndw; |
353 | ring->wptr_old = ring->wptr; | |
771fe6b9 JG |
354 | return 0; |
355 | } | |
356 | ||
e32eb50d | 357 | int radeon_ring_lock(struct radeon_device *rdev, struct radeon_ring *ring, unsigned ndw) |
91700f3c MG |
358 | { |
359 | int r; | |
360 | ||
d6999bc7 | 361 | mutex_lock(&rdev->ring_lock); |
e32eb50d | 362 | r = radeon_ring_alloc(rdev, ring, ndw); |
91700f3c | 363 | if (r) { |
d6999bc7 | 364 | mutex_unlock(&rdev->ring_lock); |
91700f3c MG |
365 | return r; |
366 | } | |
367 | return 0; | |
368 | } | |
369 | ||
e32eb50d | 370 | void radeon_ring_commit(struct radeon_device *rdev, struct radeon_ring *ring) |
771fe6b9 JG |
371 | { |
372 | unsigned count_dw_pad; | |
373 | unsigned i; | |
374 | ||
375 | /* We pad to match fetch size */ | |
e32eb50d CK |
376 | count_dw_pad = (ring->align_mask + 1) - |
377 | (ring->wptr & ring->align_mask); | |
771fe6b9 | 378 | for (i = 0; i < count_dw_pad; i++) { |
78c5560a | 379 | radeon_ring_write(ring, ring->nop); |
771fe6b9 JG |
380 | } |
381 | DRM_MEMORYBARRIER(); | |
78c5560a | 382 | WREG32(ring->wptr_reg, (ring->wptr << ring->ptr_reg_shift) & ring->ptr_reg_mask); |
e32eb50d | 383 | (void)RREG32(ring->wptr_reg); |
91700f3c MG |
384 | } |
385 | ||
e32eb50d | 386 | void radeon_ring_unlock_commit(struct radeon_device *rdev, struct radeon_ring *ring) |
91700f3c | 387 | { |
e32eb50d | 388 | radeon_ring_commit(rdev, ring); |
d6999bc7 | 389 | mutex_unlock(&rdev->ring_lock); |
771fe6b9 JG |
390 | } |
391 | ||
d6999bc7 | 392 | void radeon_ring_undo(struct radeon_ring *ring) |
771fe6b9 | 393 | { |
e32eb50d | 394 | ring->wptr = ring->wptr_old; |
d6999bc7 CK |
395 | } |
396 | ||
397 | void radeon_ring_unlock_undo(struct radeon_device *rdev, struct radeon_ring *ring) | |
398 | { | |
399 | radeon_ring_undo(ring); | |
400 | mutex_unlock(&rdev->ring_lock); | |
771fe6b9 JG |
401 | } |
402 | ||
7b9ef16b CK |
403 | void radeon_ring_force_activity(struct radeon_device *rdev, struct radeon_ring *ring) |
404 | { | |
405 | int r; | |
406 | ||
7b9ef16b CK |
407 | radeon_ring_free_size(rdev, ring); |
408 | if (ring->rptr == ring->wptr) { | |
409 | r = radeon_ring_alloc(rdev, ring, 1); | |
410 | if (!r) { | |
411 | radeon_ring_write(ring, ring->nop); | |
412 | radeon_ring_commit(rdev, ring); | |
413 | } | |
414 | } | |
7b9ef16b CK |
415 | } |
416 | ||
069211e5 CK |
417 | void radeon_ring_lockup_update(struct radeon_ring *ring) |
418 | { | |
419 | ring->last_rptr = ring->rptr; | |
420 | ring->last_activity = jiffies; | |
421 | } | |
422 | ||
423 | /** | |
424 | * radeon_ring_test_lockup() - check if ring is lockedup by recording information | |
425 | * @rdev: radeon device structure | |
426 | * @ring: radeon_ring structure holding ring information | |
427 | * | |
428 | * We don't need to initialize the lockup tracking information as we will either | |
429 | * have CP rptr to a different value of jiffies wrap around which will force | |
430 | * initialization of the lockup tracking informations. | |
431 | * | |
432 | * A possible false positivie is if we get call after while and last_cp_rptr == | |
433 | * the current CP rptr, even if it's unlikely it might happen. To avoid this | |
434 | * if the elapsed time since last call is bigger than 2 second than we return | |
435 | * false and update the tracking information. Due to this the caller must call | |
436 | * radeon_ring_test_lockup several time in less than 2sec for lockup to be reported | |
437 | * the fencing code should be cautious about that. | |
438 | * | |
439 | * Caller should write to the ring to force CP to do something so we don't get | |
440 | * false positive when CP is just gived nothing to do. | |
441 | * | |
442 | **/ | |
443 | bool radeon_ring_test_lockup(struct radeon_device *rdev, struct radeon_ring *ring) | |
444 | { | |
445 | unsigned long cjiffies, elapsed; | |
446 | uint32_t rptr; | |
447 | ||
448 | cjiffies = jiffies; | |
449 | if (!time_after(cjiffies, ring->last_activity)) { | |
450 | /* likely a wrap around */ | |
451 | radeon_ring_lockup_update(ring); | |
452 | return false; | |
453 | } | |
454 | rptr = RREG32(ring->rptr_reg); | |
455 | ring->rptr = (rptr & ring->ptr_reg_mask) >> ring->ptr_reg_shift; | |
456 | if (ring->rptr != ring->last_rptr) { | |
457 | /* CP is still working no lockup */ | |
458 | radeon_ring_lockup_update(ring); | |
459 | return false; | |
460 | } | |
461 | elapsed = jiffies_to_msecs(cjiffies - ring->last_activity); | |
3368ff0c | 462 | if (radeon_lockup_timeout && elapsed >= radeon_lockup_timeout) { |
069211e5 CK |
463 | dev_err(rdev->dev, "GPU lockup CP stall for more than %lumsec\n", elapsed); |
464 | return true; | |
465 | } | |
466 | /* give a chance to the GPU ... */ | |
467 | return false; | |
468 | } | |
469 | ||
e32eb50d | 470 | int radeon_ring_init(struct radeon_device *rdev, struct radeon_ring *ring, unsigned ring_size, |
78c5560a AD |
471 | unsigned rptr_offs, unsigned rptr_reg, unsigned wptr_reg, |
472 | u32 ptr_reg_shift, u32 ptr_reg_mask, u32 nop) | |
771fe6b9 JG |
473 | { |
474 | int r; | |
475 | ||
e32eb50d CK |
476 | ring->ring_size = ring_size; |
477 | ring->rptr_offs = rptr_offs; | |
478 | ring->rptr_reg = rptr_reg; | |
479 | ring->wptr_reg = wptr_reg; | |
78c5560a AD |
480 | ring->ptr_reg_shift = ptr_reg_shift; |
481 | ring->ptr_reg_mask = ptr_reg_mask; | |
482 | ring->nop = nop; | |
771fe6b9 | 483 | /* Allocate ring buffer */ |
e32eb50d CK |
484 | if (ring->ring_obj == NULL) { |
485 | r = radeon_bo_create(rdev, ring->ring_size, PAGE_SIZE, true, | |
4c788679 | 486 | RADEON_GEM_DOMAIN_GTT, |
e32eb50d | 487 | &ring->ring_obj); |
771fe6b9 | 488 | if (r) { |
4c788679 | 489 | dev_err(rdev->dev, "(%d) ring create failed\n", r); |
771fe6b9 JG |
490 | return r; |
491 | } | |
e32eb50d | 492 | r = radeon_bo_reserve(ring->ring_obj, false); |
4c788679 JG |
493 | if (unlikely(r != 0)) |
494 | return r; | |
e32eb50d CK |
495 | r = radeon_bo_pin(ring->ring_obj, RADEON_GEM_DOMAIN_GTT, |
496 | &ring->gpu_addr); | |
771fe6b9 | 497 | if (r) { |
e32eb50d | 498 | radeon_bo_unreserve(ring->ring_obj); |
4c788679 | 499 | dev_err(rdev->dev, "(%d) ring pin failed\n", r); |
771fe6b9 JG |
500 | return r; |
501 | } | |
e32eb50d CK |
502 | r = radeon_bo_kmap(ring->ring_obj, |
503 | (void **)&ring->ring); | |
504 | radeon_bo_unreserve(ring->ring_obj); | |
771fe6b9 | 505 | if (r) { |
4c788679 | 506 | dev_err(rdev->dev, "(%d) ring map failed\n", r); |
771fe6b9 JG |
507 | return r; |
508 | } | |
509 | } | |
e32eb50d CK |
510 | ring->ptr_mask = (ring->ring_size / 4) - 1; |
511 | ring->ring_free_dw = ring->ring_size / 4; | |
ec1a6cce CK |
512 | if (radeon_debugfs_ring_init(rdev, ring)) { |
513 | DRM_ERROR("Failed to register debugfs file for rings !\n"); | |
514 | } | |
771fe6b9 JG |
515 | return 0; |
516 | } | |
517 | ||
e32eb50d | 518 | void radeon_ring_fini(struct radeon_device *rdev, struct radeon_ring *ring) |
771fe6b9 | 519 | { |
4c788679 | 520 | int r; |
ca2af923 | 521 | struct radeon_bo *ring_obj; |
4c788679 | 522 | |
d6999bc7 | 523 | mutex_lock(&rdev->ring_lock); |
e32eb50d | 524 | ring_obj = ring->ring_obj; |
d6999bc7 | 525 | ring->ready = false; |
e32eb50d CK |
526 | ring->ring = NULL; |
527 | ring->ring_obj = NULL; | |
d6999bc7 | 528 | mutex_unlock(&rdev->ring_lock); |
ca2af923 AD |
529 | |
530 | if (ring_obj) { | |
531 | r = radeon_bo_reserve(ring_obj, false); | |
4c788679 | 532 | if (likely(r == 0)) { |
ca2af923 AD |
533 | radeon_bo_kunmap(ring_obj); |
534 | radeon_bo_unpin(ring_obj); | |
535 | radeon_bo_unreserve(ring_obj); | |
4c788679 | 536 | } |
ca2af923 | 537 | radeon_bo_unref(&ring_obj); |
771fe6b9 | 538 | } |
771fe6b9 JG |
539 | } |
540 | ||
771fe6b9 JG |
541 | /* |
542 | * Debugfs info | |
543 | */ | |
544 | #if defined(CONFIG_DEBUG_FS) | |
af9720f4 CK |
545 | |
546 | static int radeon_debugfs_ring_info(struct seq_file *m, void *data) | |
547 | { | |
548 | struct drm_info_node *node = (struct drm_info_node *) m->private; | |
549 | struct drm_device *dev = node->minor->dev; | |
550 | struct radeon_device *rdev = dev->dev_private; | |
551 | int ridx = *(int*)node->info_ent->data; | |
552 | struct radeon_ring *ring = &rdev->ring[ridx]; | |
553 | unsigned count, i, j; | |
554 | ||
555 | radeon_ring_free_size(rdev, ring); | |
556 | count = (ring->ring_size / 4) - ring->ring_free_dw; | |
557 | seq_printf(m, "wptr(0x%04x): 0x%08x\n", ring->wptr_reg, RREG32(ring->wptr_reg)); | |
558 | seq_printf(m, "rptr(0x%04x): 0x%08x\n", ring->rptr_reg, RREG32(ring->rptr_reg)); | |
559 | seq_printf(m, "driver's copy of the wptr: 0x%08x\n", ring->wptr); | |
560 | seq_printf(m, "driver's copy of the rptr: 0x%08x\n", ring->rptr); | |
561 | seq_printf(m, "%u free dwords in ring\n", ring->ring_free_dw); | |
562 | seq_printf(m, "%u dwords in ring\n", count); | |
563 | i = ring->rptr; | |
564 | for (j = 0; j <= count; j++) { | |
565 | seq_printf(m, "r[%04d]=0x%08x\n", i, ring->ring[i]); | |
566 | i = (i + 1) & ring->ptr_mask; | |
567 | } | |
568 | return 0; | |
569 | } | |
570 | ||
571 | static int radeon_ring_type_gfx_index = RADEON_RING_TYPE_GFX_INDEX; | |
572 | static int cayman_ring_type_cp1_index = CAYMAN_RING_TYPE_CP1_INDEX; | |
573 | static int cayman_ring_type_cp2_index = CAYMAN_RING_TYPE_CP2_INDEX; | |
574 | ||
575 | static struct drm_info_list radeon_debugfs_ring_info_list[] = { | |
576 | {"radeon_ring_gfx", radeon_debugfs_ring_info, 0, &radeon_ring_type_gfx_index}, | |
577 | {"radeon_ring_cp1", radeon_debugfs_ring_info, 0, &cayman_ring_type_cp1_index}, | |
578 | {"radeon_ring_cp2", radeon_debugfs_ring_info, 0, &cayman_ring_type_cp2_index}, | |
579 | }; | |
580 | ||
771fe6b9 JG |
581 | static int radeon_debugfs_ib_info(struct seq_file *m, void *data) |
582 | { | |
583 | struct drm_info_node *node = (struct drm_info_node *) m->private; | |
293f9fd5 CK |
584 | struct drm_device *dev = node->minor->dev; |
585 | struct radeon_device *rdev = dev->dev_private; | |
586 | struct radeon_ib *ib = &rdev->ib_pool.ibs[*((unsigned*)node->info_ent->data)]; | |
771fe6b9 JG |
587 | unsigned i; |
588 | ||
589 | if (ib == NULL) { | |
590 | return 0; | |
591 | } | |
91cb91be | 592 | seq_printf(m, "IB %04u\n", ib->idx); |
771fe6b9 JG |
593 | seq_printf(m, "IB fence %p\n", ib->fence); |
594 | seq_printf(m, "IB size %05u dwords\n", ib->length_dw); | |
595 | for (i = 0; i < ib->length_dw; i++) { | |
596 | seq_printf(m, "[%05u]=0x%08X\n", i, ib->ptr[i]); | |
597 | } | |
598 | return 0; | |
599 | } | |
600 | ||
601 | static struct drm_info_list radeon_debugfs_ib_list[RADEON_IB_POOL_SIZE]; | |
602 | static char radeon_debugfs_ib_names[RADEON_IB_POOL_SIZE][32]; | |
293f9fd5 | 603 | static unsigned radeon_debugfs_ib_idx[RADEON_IB_POOL_SIZE]; |
711a9729 CK |
604 | |
605 | static int radeon_debugfs_sa_info(struct seq_file *m, void *data) | |
606 | { | |
607 | struct drm_info_node *node = (struct drm_info_node *) m->private; | |
608 | struct drm_device *dev = node->minor->dev; | |
609 | struct radeon_device *rdev = dev->dev_private; | |
610 | ||
611 | radeon_sa_bo_dump_debug_info(&rdev->ib_pool.sa_manager, m); | |
612 | ||
613 | return 0; | |
614 | ||
615 | } | |
616 | ||
617 | static struct drm_info_list radeon_debugfs_sa_list[] = { | |
618 | {"radeon_sa_info", &radeon_debugfs_sa_info, 0, NULL}, | |
619 | }; | |
620 | ||
771fe6b9 JG |
621 | #endif |
622 | ||
ec1a6cce | 623 | int radeon_debugfs_ring_init(struct radeon_device *rdev, struct radeon_ring *ring) |
af9720f4 CK |
624 | { |
625 | #if defined(CONFIG_DEBUG_FS) | |
ec1a6cce CK |
626 | unsigned i; |
627 | for (i = 0; i < ARRAY_SIZE(radeon_debugfs_ring_info_list); ++i) { | |
628 | struct drm_info_list *info = &radeon_debugfs_ring_info_list[i]; | |
629 | int ridx = *(int*)radeon_debugfs_ring_info_list[i].data; | |
630 | unsigned r; | |
631 | ||
632 | if (&rdev->ring[ridx] != ring) | |
633 | continue; | |
634 | ||
635 | r = radeon_debugfs_add_files(rdev, info, 1); | |
636 | if (r) | |
637 | return r; | |
638 | } | |
af9720f4 | 639 | #endif |
ec1a6cce | 640 | return 0; |
af9720f4 CK |
641 | } |
642 | ||
771fe6b9 JG |
643 | int radeon_debugfs_ib_init(struct radeon_device *rdev) |
644 | { | |
645 | #if defined(CONFIG_DEBUG_FS) | |
646 | unsigned i; | |
711a9729 CK |
647 | int r; |
648 | ||
649 | r = radeon_debugfs_add_files(rdev, radeon_debugfs_sa_list, 1); | |
650 | if (r) | |
651 | return r; | |
771fe6b9 JG |
652 | |
653 | for (i = 0; i < RADEON_IB_POOL_SIZE; i++) { | |
654 | sprintf(radeon_debugfs_ib_names[i], "radeon_ib_%04u", i); | |
293f9fd5 | 655 | radeon_debugfs_ib_idx[i] = i; |
771fe6b9 JG |
656 | radeon_debugfs_ib_list[i].name = radeon_debugfs_ib_names[i]; |
657 | radeon_debugfs_ib_list[i].show = &radeon_debugfs_ib_info; | |
658 | radeon_debugfs_ib_list[i].driver_features = 0; | |
293f9fd5 | 659 | radeon_debugfs_ib_list[i].data = &radeon_debugfs_ib_idx[i]; |
771fe6b9 JG |
660 | } |
661 | return radeon_debugfs_add_files(rdev, radeon_debugfs_ib_list, | |
662 | RADEON_IB_POOL_SIZE); | |
663 | #else | |
664 | return 0; | |
665 | #endif | |
666 | } |