projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm/radeon/kms: consolidate crtc count in rdev
[deliverable/linux.git] / drivers / gpu / drm / radeon / rs600.c
CommitLineData
771fe6b9
JG		 1/*
2 * Copyright 2008 Advanced Micro Devices, Inc.
3 * Copyright 2008 Red Hat Inc.
4 * Copyright 2009 Jerome Glisse.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
20 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
21 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
22 * OTHER DEALINGS IN THE SOFTWARE.
23 *
24 * Authors: Dave Airlie
25 * Alex Deucher
26 * Jerome Glisse
27 */
c010f800
JG		 28/* RS600 / Radeon X1250/X1270 integrated GPU
29 *
30 * This file gather function specific to RS600 which is the IGP of
31 * the X1250/X1270 family supporting intel CPU (while RS690/RS740
32 * is the X1250/X1270 supporting AMD CPU). The display engine are
33 * the avivo one, bios is an atombios, 3D block are the one of the
34 * R4XX family. The GART is different from the RS400 one and is very
35 * close to the one of the R600 family (R600 likely being an evolution
36 * of the RS600 GART block).
37 */
771fe6b9 38#include "drmP.h"
771fe6b9 39#include "radeon.h"
c010f800
JG		 40#include "atom.h"
41#include "rs600d.h"
771fe6b9 42
3f7dc91a
DA		 43#include "rs600_reg_safe.h"
44
771fe6b9
JG		 45void rs600_gpu_init(struct radeon_device *rdev);
46int rs600_mc_wait_for_idle(struct radeon_device *rdev);
771fe6b9 47
64bffd03
DA		 48int rs600_mc_init(struct radeon_device *rdev)
49{
50 /* read back the MC value from the hw */
64bffd03 51 int r;
22dd5013 52 u32 tmp;
64bffd03 53
22dd5013
AD		 54 /* Setup GPU memory space */
55 tmp = RREG32_MC(R_000004_MC_FB_LOCATION);
56 rdev->mc.vram_location = G_000004_MC_FB_START(tmp) << 16;
64bffd03
DA		 57 rdev->mc.gtt_location = 0xffffffffUL;
58 r = radeon_mc_setup(rdev);
06b6476d 59 rdev->mc.igp_sideport_enabled = radeon_atombios_sideport_present(rdev);
64bffd03
DA		 60 if (r)
61 return r;
62 return 0;
63}
dcfdd408
AD		 64
65/* hpd for digital panel detect/disconnect */
66bool rs600_hpd_sense(struct radeon_device *rdev, enum radeon_hpd_id hpd)
67{
68 u32 tmp;
69 bool connected = false;
70
71 switch (hpd) {
72 case RADEON_HPD_1:
73 tmp = RREG32(R_007D04_DC_HOT_PLUG_DETECT1_INT_STATUS);
74 if (G_007D04_DC_HOT_PLUG_DETECT1_SENSE(tmp))
75 connected = true;
76 break;
77 case RADEON_HPD_2:
78 tmp = RREG32(R_007D14_DC_HOT_PLUG_DETECT2_INT_STATUS);
79 if (G_007D14_DC_HOT_PLUG_DETECT2_SENSE(tmp))
80 connected = true;
81 break;
82 default:
83 break;
84 }
85 return connected;
86}
87
88void rs600_hpd_set_polarity(struct radeon_device *rdev,
89 enum radeon_hpd_id hpd)
90{
91 u32 tmp;
92 bool connected = rs600_hpd_sense(rdev, hpd);
93
94 switch (hpd) {
95 case RADEON_HPD_1:
96 tmp = RREG32(R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL);
97 if (connected)
98 tmp &= ~S_007D08_DC_HOT_PLUG_DETECT1_INT_POLARITY(1);
99 else
100 tmp |= S_007D08_DC_HOT_PLUG_DETECT1_INT_POLARITY(1);
101 WREG32(R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL, tmp);
102 break;
103 case RADEON_HPD_2:
104 tmp = RREG32(R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL);
105 if (connected)
106 tmp &= ~S_007D18_DC_HOT_PLUG_DETECT2_INT_POLARITY(1);
107 else
108 tmp |= S_007D18_DC_HOT_PLUG_DETECT2_INT_POLARITY(1);
109 WREG32(R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL, tmp);
110 break;
111 default:
112 break;
113 }
114}
115
116void rs600_hpd_init(struct radeon_device *rdev)
117{
118 struct drm_device *dev = rdev->ddev;
119 struct drm_connector *connector;
120
121 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
122 struct radeon_connector *radeon_connector = to_radeon_connector(connector);
123 switch (radeon_connector->hpd.hpd) {
124 case RADEON_HPD_1:
125 WREG32(R_007D00_DC_HOT_PLUG_DETECT1_CONTROL,
126 S_007D00_DC_HOT_PLUG_DETECT1_EN(1));
127 rdev->irq.hpd[0] = true;
128 break;
129 case RADEON_HPD_2:
130 WREG32(R_007D10_DC_HOT_PLUG_DETECT2_CONTROL,
131 S_007D10_DC_HOT_PLUG_DETECT2_EN(1));
132 rdev->irq.hpd[1] = true;
133 break;
134 default:
135 break;
136 }
137 }
003e69f9
JG		 138 if (rdev->irq.installed)
139 rs600_irq_set(rdev);
dcfdd408
AD		 140}
141
142void rs600_hpd_fini(struct radeon_device *rdev)
143{
144 struct drm_device *dev = rdev->ddev;
145 struct drm_connector *connector;
146
147 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
148 struct radeon_connector *radeon_connector = to_radeon_connector(connector);
149 switch (radeon_connector->hpd.hpd) {
150 case RADEON_HPD_1:
151 WREG32(R_007D00_DC_HOT_PLUG_DETECT1_CONTROL,
152 S_007D00_DC_HOT_PLUG_DETECT1_EN(0));
153 rdev->irq.hpd[0] = false;
154 break;
155 case RADEON_HPD_2:
156 WREG32(R_007D10_DC_HOT_PLUG_DETECT2_CONTROL,
157 S_007D10_DC_HOT_PLUG_DETECT2_EN(0));
158 rdev->irq.hpd[1] = false;
159 break;
160 default:
161 break;
162 }
163 }
164}
165
771fe6b9
JG		 166/*
167 * GART.
168 */
169void rs600_gart_tlb_flush(struct radeon_device *rdev)
170{
171 uint32_t tmp;
172
c010f800
JG		 173 tmp = RREG32_MC(R_000100_MC_PT0_CNTL);
174 tmp &= C_000100_INVALIDATE_ALL_L1_TLBS & C_000100_INVALIDATE_L2_CACHE;
175 WREG32_MC(R_000100_MC_PT0_CNTL, tmp);
771fe6b9 176
c010f800
JG		 177 tmp = RREG32_MC(R_000100_MC_PT0_CNTL);
178 tmp |= S_000100_INVALIDATE_ALL_L1_TLBS(1) & S_000100_INVALIDATE_L2_CACHE(1);
179 WREG32_MC(R_000100_MC_PT0_CNTL, tmp);
771fe6b9 180
c010f800
JG		 181 tmp = RREG32_MC(R_000100_MC_PT0_CNTL);
182 tmp &= C_000100_INVALIDATE_ALL_L1_TLBS & C_000100_INVALIDATE_L2_CACHE;
183 WREG32_MC(R_000100_MC_PT0_CNTL, tmp);
184 tmp = RREG32_MC(R_000100_MC_PT0_CNTL);
771fe6b9
JG		 185}
186
4aac0473 187int rs600_gart_init(struct radeon_device *rdev)
771fe6b9 188{
771fe6b9
JG		 189 int r;
190
4aac0473
JG		 191 if (rdev->gart.table.vram.robj) {
192 WARN(1, "RS600 GART already initialized.\n");
193 return 0;
194 }
771fe6b9
JG		 195 /* Initialize common gart structure */
196 r = radeon_gart_init(rdev);
197 if (r) {
198 return r;
199 }
200 rdev->gart.table_size = rdev->gart.num_gpu_pages * 8;
4aac0473
JG		 201 return radeon_gart_table_vram_alloc(rdev);
202}
203
204int rs600_gart_enable(struct radeon_device *rdev)
205{
c010f800 206 u32 tmp;
4aac0473
JG		 207 int r, i;
208
209 if (rdev->gart.table.vram.robj == NULL) {
210 dev_err(rdev->dev, "No VRAM object for PCIE GART.\n");
211 return -EINVAL;
771fe6b9 212 }
4aac0473
JG		 213 r = radeon_gart_table_vram_pin(rdev);
214 if (r)
215 return r;
c010f800
JG		 216 /* Enable bus master */
217 tmp = RREG32(R_00004C_BUS_CNTL) & C_00004C_BUS_MASTER_DIS;
218 WREG32(R_00004C_BUS_CNTL, tmp);
771fe6b9 219 /* FIXME: setup default page */
c010f800 220 WREG32_MC(R_000100_MC_PT0_CNTL,
4f15d24a
AD		 221 (S_000100_EFFECTIVE_L2_CACHE_SIZE(6) |
222 S_000100_EFFECTIVE_L2_QUEUE_SIZE(6)));
223
771fe6b9 224 for (i = 0; i < 19; i++) {
c010f800 225 WREG32_MC(R_00016C_MC_PT0_CLIENT0_CNTL + i,
4f15d24a
AD		 226 S_00016C_ENABLE_TRANSLATION_MODE_OVERRIDE(1) |
227 S_00016C_SYSTEM_ACCESS_MODE_MASK(
228 V_00016C_SYSTEM_ACCESS_MODE_NOT_IN_SYS) |
229 S_00016C_SYSTEM_APERTURE_UNMAPPED_ACCESS(
230 V_00016C_SYSTEM_APERTURE_UNMAPPED_PASSTHROUGH) |
231 S_00016C_EFFECTIVE_L1_CACHE_SIZE(3) |
232 S_00016C_ENABLE_FRAGMENT_PROCESSING(1) |
233 S_00016C_EFFECTIVE_L1_QUEUE_SIZE(3));
771fe6b9 234 }
771fe6b9 235 /* enable first context */
c010f800 236 WREG32_MC(R_000102_MC_PT0_CONTEXT0_CNTL,
4f15d24a
AD		 237 S_000102_ENABLE_PAGE_TABLE(1) |
238 S_000102_PAGE_TABLE_DEPTH(V_000102_PAGE_TABLE_FLAT));
239
771fe6b9 240 /* disable all other contexts */
4f15d24a 241 for (i = 1; i < 8; i++)
c010f800 242 WREG32_MC(R_000102_MC_PT0_CONTEXT0_CNTL + i, 0);
771fe6b9
JG		 243
244 /* setup the page table */
c010f800 245 WREG32_MC(R_00012C_MC_PT0_CONTEXT0_FLAT_BASE_ADDR,
4f15d24a
AD		 246 rdev->gart.table_addr);
247 WREG32_MC(R_00013C_MC_PT0_CONTEXT0_FLAT_START_ADDR, rdev->mc.gtt_start);
248 WREG32_MC(R_00014C_MC_PT0_CONTEXT0_FLAT_END_ADDR, rdev->mc.gtt_end);
c010f800 249 WREG32_MC(R_00011C_MC_PT0_CONTEXT0_DEFAULT_READ_ADDR, 0);
771fe6b9 250
4f15d24a
AD		 251 /* System context maps to VRAM space */
252 WREG32_MC(R_000112_MC_PT0_SYSTEM_APERTURE_LOW_ADDR, rdev->mc.vram_start);
253 WREG32_MC(R_000114_MC_PT0_SYSTEM_APERTURE_HIGH_ADDR, rdev->mc.vram_end);
254
771fe6b9 255 /* enable page tables */
c010f800
JG		 256 tmp = RREG32_MC(R_000100_MC_PT0_CNTL);
257 WREG32_MC(R_000100_MC_PT0_CNTL, (tmp | S_000100_ENABLE_PT(1)));
258 tmp = RREG32_MC(R_000009_MC_CNTL1);
259 WREG32_MC(R_000009_MC_CNTL1, (tmp | S_000009_ENABLE_PAGE_TABLES(1)));
771fe6b9
JG		 260 rs600_gart_tlb_flush(rdev);
261 rdev->gart.ready = true;
262 return 0;
263}
264
265void rs600_gart_disable(struct radeon_device *rdev)
266{
4c788679
JG		 267 u32 tmp;
268 int r;
771fe6b9
JG		 269
270 /* FIXME: disable out of gart access */
c010f800
JG		 271 WREG32_MC(R_000100_MC_PT0_CNTL, 0);
272 tmp = RREG32_MC(R_000009_MC_CNTL1);
273 WREG32_MC(R_000009_MC_CNTL1, tmp & C_000009_ENABLE_PAGE_TABLES);
4aac0473 274 if (rdev->gart.table.vram.robj) {
4c788679
JG		 275 r = radeon_bo_reserve(rdev->gart.table.vram.robj, false);
276 if (r == 0) {
277 radeon_bo_kunmap(rdev->gart.table.vram.robj);
278 radeon_bo_unpin(rdev->gart.table.vram.robj);
279 radeon_bo_unreserve(rdev->gart.table.vram.robj);
280 }
4aac0473
JG		 281 }
282}
283
284void rs600_gart_fini(struct radeon_device *rdev)
285{
286 rs600_gart_disable(rdev);
287 radeon_gart_table_vram_free(rdev);
288 radeon_gart_fini(rdev);
771fe6b9
JG		 289}
290
291#define R600_PTE_VALID (1 << 0)
292#define R600_PTE_SYSTEM (1 << 1)
293#define R600_PTE_SNOOPED (1 << 2)
294#define R600_PTE_READABLE (1 << 5)
295#define R600_PTE_WRITEABLE (1 << 6)
296
297int rs600_gart_set_page(struct radeon_device *rdev, int i, uint64_t addr)
298{
299 void __iomem *ptr = (void *)rdev->gart.table.vram.ptr;
300
301 if (i < 0 || i > rdev->gart.num_gpu_pages) {
302 return -EINVAL;
303 }
304 addr = addr & 0xFFFFFFFFFFFFF000ULL;
305 addr |= R600_PTE_VALID | R600_PTE_SYSTEM | R600_PTE_SNOOPED;
306 addr |= R600_PTE_READABLE | R600_PTE_WRITEABLE;
307 writeq(addr, ((void __iomem *)ptr) + (i * 8));
308 return 0;
309}
310
7ed220d7
MD		 311int rs600_irq_set(struct radeon_device *rdev)
312{
313 uint32_t tmp = 0;
314 uint32_t mode_int = 0;
dcfdd408
AD		 315 u32 hpd1 = RREG32(R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL) &
316 ~S_007D08_DC_HOT_PLUG_DETECT1_INT_EN(1);
317 u32 hpd2 = RREG32(R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL) &
318 ~S_007D18_DC_HOT_PLUG_DETECT2_INT_EN(1);
7ed220d7 319
003e69f9
JG		 320 if (!rdev->irq.installed) {
321 WARN(1, "Can't enable IRQ/MSI because no handler is installed.\n");
322 WREG32(R_000040_GEN_INT_CNTL, 0);
323 return -EINVAL;
324 }
7ed220d7 325 if (rdev->irq.sw_int) {
c010f800 326 tmp |= S_000040_SW_INT_EN(1);
7ed220d7
MD		 327 }
328 if (rdev->irq.crtc_vblank_int[0]) {
c010f800 329 mode_int |= S_006540_D1MODE_VBLANK_INT_MASK(1);
7ed220d7
MD		 330 }
331 if (rdev->irq.crtc_vblank_int[1]) {
c010f800 332 mode_int |= S_006540_D2MODE_VBLANK_INT_MASK(1);
7ed220d7 333 }
dcfdd408
AD		 334 if (rdev->irq.hpd[0]) {
335 hpd1 |= S_007D08_DC_HOT_PLUG_DETECT1_INT_EN(1);
336 }
337 if (rdev->irq.hpd[1]) {
338 hpd2 |= S_007D18_DC_HOT_PLUG_DETECT2_INT_EN(1);
339 }
c010f800
JG		 340 WREG32(R_000040_GEN_INT_CNTL, tmp);
341 WREG32(R_006540_DxMODE_INT_MASK, mode_int);
dcfdd408
AD		 342 WREG32(R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL, hpd1);
343 WREG32(R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL, hpd2);
7ed220d7
MD		 344 return 0;
345}
346
347static inline uint32_t rs600_irq_ack(struct radeon_device *rdev, u32 *r500_disp_int)
348{
01ceae8e
JG		 349 uint32_t irqs = RREG32(R_000044_GEN_INT_STATUS);
350 uint32_t irq_mask = ~C_000044_SW_INT;
dcfdd408 351 u32 tmp;
c010f800 352
01ceae8e 353 if (G_000044_DISPLAY_INT_STAT(irqs)) {
c010f800
JG		 354 *r500_disp_int = RREG32(R_007EDC_DISP_INTERRUPT_STATUS);
355 if (G_007EDC_LB_D1_VBLANK_INTERRUPT(*r500_disp_int)) {
356 WREG32(R_006534_D1MODE_VBLANK_STATUS,
357 S_006534_D1MODE_VBLANK_ACK(1));
7ed220d7 358 }
c010f800
JG		 359 if (G_007EDC_LB_D2_VBLANK_INTERRUPT(*r500_disp_int)) {
360 WREG32(R_006D34_D2MODE_VBLANK_STATUS,
361 S_006D34_D2MODE_VBLANK_ACK(1));
7ed220d7 362 }
dcfdd408
AD		 363 if (G_007EDC_DC_HOT_PLUG_DETECT1_INTERRUPT(*r500_disp_int)) {
364 tmp = RREG32(R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL);
365 tmp |= S_007D08_DC_HOT_PLUG_DETECT1_INT_ACK(1);
366 WREG32(R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL, tmp);
367 }
368 if (G_007EDC_DC_HOT_PLUG_DETECT2_INTERRUPT(*r500_disp_int)) {
369 tmp = RREG32(R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL);
370 tmp |= S_007D18_DC_HOT_PLUG_DETECT2_INT_ACK(1);
371 WREG32(R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL, tmp);
372 }
7ed220d7
MD		 373 } else {
374 *r500_disp_int = 0;
375 }
376
377 if (irqs) {
01ceae8e 378 WREG32(R_000044_GEN_INT_STATUS, irqs);
7ed220d7
MD		 379 }
380 return irqs & irq_mask;
381}
382
ac447df4
JG		 383void rs600_irq_disable(struct radeon_device *rdev)
384{
385 u32 tmp;
386
387 WREG32(R_000040_GEN_INT_CNTL, 0);
388 WREG32(R_006540_DxMODE_INT_MASK, 0);
389 /* Wait and acknowledge irq */
390 mdelay(1);
391 rs600_irq_ack(rdev, &tmp);
392}
393
7ed220d7
MD		 394int rs600_irq_process(struct radeon_device *rdev)
395{
3e5cb98d 396 uint32_t status, msi_rearm;
7ed220d7 397 uint32_t r500_disp_int;
d4877cf2 398 bool queue_hotplug = false;
7ed220d7
MD		 399
400 status = rs600_irq_ack(rdev, &r500_disp_int);
401 if (!status && !r500_disp_int) {
402 return IRQ_NONE;
403 }
404 while (status || r500_disp_int) {
405 /* SW interrupt */
43b19f16 406 if (G_000044_SW_INT(status))
7ed220d7 407 radeon_fence_process(rdev);
7ed220d7 408 /* Vertical blank interrupts */
c010f800 409 if (G_007EDC_LB_D1_VBLANK_INTERRUPT(r500_disp_int))
7ed220d7 410 drm_handle_vblank(rdev->ddev, 0);
c010f800 411 if (G_007EDC_LB_D2_VBLANK_INTERRUPT(r500_disp_int))
7ed220d7 412 drm_handle_vblank(rdev->ddev, 1);
dcfdd408 413 if (G_007EDC_DC_HOT_PLUG_DETECT1_INTERRUPT(r500_disp_int)) {
d4877cf2
AD		 414 queue_hotplug = true;
415 DRM_DEBUG("HPD1\n");
dcfdd408
AD		 416 }
417 if (G_007EDC_DC_HOT_PLUG_DETECT2_INTERRUPT(r500_disp_int)) {
d4877cf2
AD		 418 queue_hotplug = true;
419 DRM_DEBUG("HPD2\n");
dcfdd408 420 }
7ed220d7
MD		 421 status = rs600_irq_ack(rdev, &r500_disp_int);
422 }
d4877cf2
AD		 423 if (queue_hotplug)
424 queue_work(rdev->wq, &rdev->hotplug_work);
3e5cb98d
AD		 425 if (rdev->msi_enabled) {
426 switch (rdev->family) {
427 case CHIP_RS600:
428 case CHIP_RS690:
429 case CHIP_RS740:
430 msi_rearm = RREG32(RADEON_BUS_CNTL) & ~RS600_MSI_REARM;
431 WREG32(RADEON_BUS_CNTL, msi_rearm);
432 WREG32(RADEON_BUS_CNTL, msi_rearm | RS600_MSI_REARM);
433 break;
434 default:
435 msi_rearm = RREG32(RADEON_MSI_REARM_EN) & ~RV370_MSI_REARM_EN;
436 WREG32(RADEON_MSI_REARM_EN, msi_rearm);
437 WREG32(RADEON_MSI_REARM_EN, msi_rearm | RV370_MSI_REARM_EN);
438 break;
439 }
440 }
7ed220d7
MD		 441 return IRQ_HANDLED;
442}
443
444u32 rs600_get_vblank_counter(struct radeon_device *rdev, int crtc)
445{
446 if (crtc == 0)
c010f800 447 return RREG32(R_0060A4_D1CRTC_STATUS_FRAME_COUNT);
7ed220d7 448 else
c010f800 449 return RREG32(R_0068A4_D2CRTC_STATUS_FRAME_COUNT);
7ed220d7
MD		 450}
451
771fe6b9
JG		 452int rs600_mc_wait_for_idle(struct radeon_device *rdev)
453{
454 unsigned i;
771fe6b9
JG		 455
456 for (i = 0; i < rdev->usec_timeout; i++) {
c010f800 457 if (G_000000_MC_IDLE(RREG32_MC(R_000000_MC_STATUS)))
771fe6b9 458 return 0;
c010f800 459 udelay(1);
771fe6b9
JG		 460 }
461 return -1;
462}
463
771fe6b9
JG		 464void rs600_gpu_init(struct radeon_device *rdev)
465{
771fe6b9 466 r100_hdp_reset(rdev);
771fe6b9 467 r420_pipes_init(rdev);
c010f800
JG		 468 /* Wait for mc idle */
469 if (rs600_mc_wait_for_idle(rdev))
470 dev_warn(rdev->dev, "Wait MC idle timeout before updating MC.\n");
771fe6b9
JG		 471}
472
771fe6b9
JG		 473void rs600_vram_info(struct radeon_device *rdev)
474{
771fe6b9
JG		 475 rdev->mc.vram_is_ddr = true;
476 rdev->mc.vram_width = 128;
722f2943
AD		 477
478 rdev->mc.real_vram_size = RREG32(RADEON_CONFIG_MEMSIZE);
479 rdev->mc.mc_vram_size = rdev->mc.real_vram_size;
480
481 rdev->mc.aper_base = drm_get_resource_start(rdev->ddev, 0);
482 rdev->mc.aper_size = drm_get_resource_len(rdev->ddev, 0);
0088dbdb
AD		 483
484 if (rdev->mc.mc_vram_size > rdev->mc.aper_size)
485 rdev->mc.mc_vram_size = rdev->mc.aper_size;
486
487 if (rdev->mc.real_vram_size > rdev->mc.aper_size)
488 rdev->mc.real_vram_size = rdev->mc.aper_size;
771fe6b9
JG		 489}
490
c93bb85b
JG		 491void rs600_bandwidth_update(struct radeon_device *rdev)
492{
493 /* FIXME: implement, should this be like rs690 ? */
494}
495
771fe6b9
JG		 496uint32_t rs600_mc_rreg(struct radeon_device *rdev, uint32_t reg)
497{
c010f800
JG		 498 WREG32(R_000070_MC_IND_INDEX, S_000070_MC_IND_ADDR(reg) |
499 S_000070_MC_IND_CITF_ARB0(1));
500 return RREG32(R_000074_MC_IND_DATA);
771fe6b9
JG		 501}
502
503void rs600_mc_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v)
504{
c010f800
JG		 505 WREG32(R_000070_MC_IND_INDEX, S_000070_MC_IND_ADDR(reg) |
506 S_000070_MC_IND_CITF_ARB0(1) | S_000070_MC_IND_WR_EN(1));
507 WREG32(R_000074_MC_IND_DATA, v);
508}
509
510void rs600_debugfs(struct radeon_device *rdev)
511{
512 if (r100_debugfs_rbbm_init(rdev))
513 DRM_ERROR("Failed to register debugfs file for RBBM !\n");
771fe6b9 514}
3f7dc91a 515
3bc68535 516void rs600_set_safe_registers(struct radeon_device *rdev)
3f7dc91a
DA		 517{
518 rdev->config.r300.reg_safe_bm = rs600_reg_safe_bm;
519 rdev->config.r300.reg_safe_bm_size = ARRAY_SIZE(rs600_reg_safe_bm);
3bc68535
JG		 520}
521
c010f800
JG		 522static void rs600_mc_program(struct radeon_device *rdev)
523{
524 struct rv515_mc_save save;
525
526 /* Stops all mc clients */
527 rv515_mc_stop(rdev, &save);
528
529 /* Wait for mc idle */
530 if (rs600_mc_wait_for_idle(rdev))
531 dev_warn(rdev->dev, "Wait MC idle timeout before updating MC.\n");
532
533 /* FIXME: What does AGP means for such chipset ? */
534 WREG32_MC(R_000005_MC_AGP_LOCATION, 0x0FFFFFFF);
535 WREG32_MC(R_000006_AGP_BASE, 0);
536 WREG32_MC(R_000007_AGP_BASE_2, 0);
537 /* Program MC */
538 WREG32_MC(R_000004_MC_FB_LOCATION,
539 S_000004_MC_FB_START(rdev->mc.vram_start >> 16) |
540 S_000004_MC_FB_TOP(rdev->mc.vram_end >> 16));
541 WREG32(R_000134_HDP_FB_LOCATION,
542 S_000134_HDP_FB_START(rdev->mc.vram_start >> 16));
543
544 rv515_mc_resume(rdev, &save);
545}
546
547static int rs600_startup(struct radeon_device *rdev)
548{
549 int r;
550
551 rs600_mc_program(rdev);
552 /* Resume clock */
553 rv515_clock_startup(rdev);
554 /* Initialize GPU configuration (# pipes, ...) */
555 rs600_gpu_init(rdev);
556 /* Initialize GART (initialize after TTM so we can allocate
557 * memory through TTM but finalize after TTM) */
558 r = rs600_gart_enable(rdev);
559 if (r)
560 return r;
561 /* Enable IRQ */
c010f800 562 rs600_irq_set(rdev);
cafe6609 563 rdev->config.r300.hdp_cntl = RREG32(RADEON_HOST_PATH_CNTL);
c010f800
JG		 564 /* 1M ring buffer */
565 r = r100_cp_init(rdev, 1024 * 1024);
566 if (r) {
567 dev_err(rdev->dev, "failled initializing CP (%d).\n", r);
568 return r;
569 }
570 r = r100_wb_init(rdev);
571 if (r)
572 dev_err(rdev->dev, "failled initializing WB (%d).\n", r);
573 r = r100_ib_init(rdev);
574 if (r) {
575 dev_err(rdev->dev, "failled initializing IB (%d).\n", r);
576 return r;
577 }
578 return 0;
579}
580
581int rs600_resume(struct radeon_device *rdev)
582{
583 /* Make sur GART are not working */
584 rs600_gart_disable(rdev);
585 /* Resume clock before doing reset */
586 rv515_clock_startup(rdev);
587 /* Reset gpu before posting otherwise ATOM will enter infinite loop */
588 if (radeon_gpu_reset(rdev)) {
589 dev_warn(rdev->dev, "GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)\n",
590 RREG32(R_000E40_RBBM_STATUS),
591 RREG32(R_0007C0_CP_STAT));
592 }
593 /* post */
594 atom_asic_init(rdev->mode_info.atom_context);
595 /* Resume clock after posting */
596 rv515_clock_startup(rdev);
550e2d92
DA		 597 /* Initialize surface registers */
598 radeon_surface_init(rdev);
c010f800
JG		 599 return rs600_startup(rdev);
600}
601
602int rs600_suspend(struct radeon_device *rdev)
603{
604 r100_cp_disable(rdev);
605 r100_wb_disable(rdev);
ac447df4 606 rs600_irq_disable(rdev);
c010f800
JG		 607 rs600_gart_disable(rdev);
608 return 0;
609}
610
611void rs600_fini(struct radeon_device *rdev)
612{
c010f800
JG		 613 r100_cp_fini(rdev);
614 r100_wb_fini(rdev);
615 r100_ib_fini(rdev);
616 radeon_gem_fini(rdev);
617 rs600_gart_fini(rdev);
618 radeon_irq_kms_fini(rdev);
619 radeon_fence_driver_fini(rdev);
4c788679 620 radeon_bo_fini(rdev);
c010f800
JG		 621 radeon_atombios_fini(rdev);
622 kfree(rdev->bios);
623 rdev->bios = NULL;
624}
625
3bc68535
JG		 626int rs600_init(struct radeon_device *rdev)
627{
c010f800
JG		 628 int r;
629
c010f800
JG		 630 /* Disable VGA */
631 rv515_vga_render_disable(rdev);
632 /* Initialize scratch registers */
633 radeon_scratch_init(rdev);
634 /* Initialize surface registers */
635 radeon_surface_init(rdev);
636 /* BIOS */
637 if (!radeon_get_bios(rdev)) {
638 if (ASIC_IS_AVIVO(rdev))
639 return -EINVAL;
640 }
641 if (rdev->is_atom_bios) {
642 r = radeon_atombios_init(rdev);
643 if (r)
644 return r;
645 } else {
646 dev_err(rdev->dev, "Expecting atombios for RS600 GPU\n");
647 return -EINVAL;
648 }
649 /* Reset gpu before posting otherwise ATOM will enter infinite loop */
650 if (radeon_gpu_reset(rdev)) {
651 dev_warn(rdev->dev,
652 "GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)\n",
653 RREG32(R_000E40_RBBM_STATUS),
654 RREG32(R_0007C0_CP_STAT));
655 }
656 /* check if cards are posted or not */
72542d77
DA		 657 if (radeon_boot_test_post_card(rdev) == false)
658 return -EINVAL;
659
c010f800
JG		 660 /* Initialize clocks */
661 radeon_get_clock_info(rdev->ddev);
7433874e
RM		 662 /* Initialize power management */
663 radeon_pm_init(rdev);
c010f800
JG		 664 /* Get vram informations */
665 rs600_vram_info(rdev);
666 /* Initialize memory controller (also test AGP) */
64bffd03 667 r = rs600_mc_init(rdev);
c010f800
JG		 668 if (r)
669 return r;
670 rs600_debugfs(rdev);
671 /* Fence driver */
672 r = radeon_fence_driver_init(rdev);
673 if (r)
674 return r;
675 r = radeon_irq_kms_init(rdev);
676 if (r)
677 return r;
678 /* Memory manager */
4c788679 679 r = radeon_bo_init(rdev);
c010f800
JG		 680 if (r)
681 return r;
682 r = rs600_gart_init(rdev);
683 if (r)
684 return r;
685 rs600_set_safe_registers(rdev);
686 rdev->accel_working = true;
687 r = rs600_startup(rdev);
688 if (r) {
689 /* Somethings want wront with the accel init stop accel */
690 dev_err(rdev->dev, "Disabling GPU acceleration\n");
c010f800
JG		 691 r100_cp_fini(rdev);
692 r100_wb_fini(rdev);
693 r100_ib_fini(rdev);
694 rs600_gart_fini(rdev);
695 radeon_irq_kms_fini(rdev);
696 rdev->accel_working = false;
697 }
3f7dc91a
DA		 698 return 0;
699}
Linux kernel - Deliverables
This page took 0.084737 seconds and 5 git commands to generate.