projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm/radeon: move radeon_ib_ring_tests out of chipset code
[deliverable/linux.git] / drivers / gpu / drm / radeon / rv770.c
CommitLineData
771fe6b9
JG		 1/*
2 * Copyright 2008 Advanced Micro Devices, Inc.
3 * Copyright 2008 Red Hat Inc.
4 * Copyright 2009 Jerome Glisse.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
20 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
21 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
22 * OTHER DEALINGS IN THE SOFTWARE.
23 *
24 * Authors: Dave Airlie
25 * Alex Deucher
26 * Jerome Glisse
27 */
3ce0a23d
JG		 28#include <linux/firmware.h>
29#include <linux/platform_device.h>
5a0e3ad6 30#include <linux/slab.h>
771fe6b9 31#include "drmP.h"
771fe6b9 32#include "radeon.h"
e6990375 33#include "radeon_asic.h"
4153e584 34#include "radeon_drm.h"
3ce0a23d 35#include "rv770d.h"
3ce0a23d 36#include "atom.h"
d39c3b89 37#include "avivod.h"
771fe6b9 38
3ce0a23d
JG		 39#define R700_PFP_UCODE_SIZE 848
40#define R700_PM4_UCODE_SIZE 1360
771fe6b9 41
3ce0a23d
JG		 42static void rv770_gpu_init(struct radeon_device *rdev);
43void rv770_fini(struct radeon_device *rdev);
9e46a48d 44static void rv770_pcie_gen2_enable(struct radeon_device *rdev);
771fe6b9 45
6f34be50
AD		 46u32 rv770_page_flip(struct radeon_device *rdev, int crtc_id, u64 crtc_base)
47{
48 struct radeon_crtc *radeon_crtc = rdev->mode_info.crtcs[crtc_id];
49 u32 tmp = RREG32(AVIVO_D1GRPH_UPDATE + radeon_crtc->crtc_offset);
f6496479 50 int i;
6f34be50
AD		 51
52 /* Lock the graphics update lock */
53 tmp |= AVIVO_D1GRPH_UPDATE_LOCK;
54 WREG32(AVIVO_D1GRPH_UPDATE + radeon_crtc->crtc_offset, tmp);
55
56 /* update the scanout addresses */
57 if (radeon_crtc->crtc_id) {
58 WREG32(D2GRPH_SECONDARY_SURFACE_ADDRESS_HIGH, upper_32_bits(crtc_base));
59 WREG32(D2GRPH_PRIMARY_SURFACE_ADDRESS_HIGH, upper_32_bits(crtc_base));
60 } else {
61 WREG32(D1GRPH_SECONDARY_SURFACE_ADDRESS_HIGH, upper_32_bits(crtc_base));
62 WREG32(D1GRPH_PRIMARY_SURFACE_ADDRESS_HIGH, upper_32_bits(crtc_base));
63 }
64 WREG32(D1GRPH_SECONDARY_SURFACE_ADDRESS + radeon_crtc->crtc_offset,
65 (u32)crtc_base);
66 WREG32(D1GRPH_PRIMARY_SURFACE_ADDRESS + radeon_crtc->crtc_offset,
67 (u32)crtc_base);
68
69 /* Wait for update_pending to go high. */
f6496479
AD		 70 for (i = 0; i < rdev->usec_timeout; i++) {
71 if (RREG32(AVIVO_D1GRPH_UPDATE + radeon_crtc->crtc_offset) & AVIVO_D1GRPH_SURFACE_UPDATE_PENDING)
72 break;
73 udelay(1);
74 }
6f34be50
AD		 75 DRM_DEBUG("Update pending now high. Unlocking vupdate_lock.\n");
76
77 /* Unlock the lock, so double-buffering can take place inside vblank */
78 tmp &= ~AVIVO_D1GRPH_UPDATE_LOCK;
79 WREG32(AVIVO_D1GRPH_UPDATE + radeon_crtc->crtc_offset, tmp);
80
81 /* Return current update_pending status: */
82 return RREG32(AVIVO_D1GRPH_UPDATE + radeon_crtc->crtc_offset) & AVIVO_D1GRPH_SURFACE_UPDATE_PENDING;
83}
84
21a8122a 85/* get temperature in millidegrees */
20d391d7 86int rv770_get_temp(struct radeon_device *rdev)
21a8122a
AD		 87{
88 u32 temp = (RREG32(CG_MULT_THERMAL_STATUS) & ASIC_T_MASK) >>
89 ASIC_T_SHIFT;
20d391d7 90 int actual_temp;
21a8122a 91
20d391d7
AD		 92 if (temp & 0x400)
93 actual_temp = -256;
94 else if (temp & 0x200)
95 actual_temp = 255;
96 else if (temp & 0x100) {
97 actual_temp = temp & 0x1ff;
98 actual_temp |= ~0x1ff;
99 } else
100 actual_temp = temp & 0xff;
21a8122a 101
20d391d7 102 return (actual_temp * 1000) / 2;
21a8122a
AD		 103}
104
49e02b73
AD		 105void rv770_pm_misc(struct radeon_device *rdev)
106{
a081a9d6
RM		 107 int req_ps_idx = rdev->pm.requested_power_state_index;
108 int req_cm_idx = rdev->pm.requested_clock_mode_index;
109 struct radeon_power_state *ps = &rdev->pm.power_state[req_ps_idx];
110 struct radeon_voltage *voltage = &ps->clock_info[req_cm_idx].voltage;
4d60173f
AD		 111
112 if ((voltage->type == VOLTAGE_SW) && voltage->voltage) {
a377e187
AD		 113 /* 0xff01 is a flag rather then an actual voltage */
114 if (voltage->voltage == 0xff01)
115 return;
4d60173f 116 if (voltage->voltage != rdev->pm.current_vddc) {
8a83ec5e 117 radeon_atom_set_voltage(rdev, voltage->voltage, SET_VOLTAGE_TYPE_ASIC_VDDC);
4d60173f 118 rdev->pm.current_vddc = voltage->voltage;
0fcbe947 119 DRM_DEBUG("Setting: v: %d\n", voltage->voltage);
4d60173f
AD		 120 }
121 }
49e02b73 122}
771fe6b9
JG		 123
124/*
3ce0a23d 125 * GART
771fe6b9 126 */
3ce0a23d 127int rv770_pcie_gart_enable(struct radeon_device *rdev)
771fe6b9 128{
3ce0a23d
JG		 129 u32 tmp;
130 int r, i;
771fe6b9 131
c9a1be96 132 if (rdev->gart.robj == NULL) {
4aac0473
JG		 133 dev_err(rdev->dev, "No VRAM object for PCIE GART.\n");
134 return -EINVAL;
3ce0a23d 135 }
4aac0473
JG		 136 r = radeon_gart_table_vram_pin(rdev);
137 if (r)
3ce0a23d 138 return r;
82568565 139 radeon_gart_restore(rdev);
3ce0a23d
JG		 140 /* Setup L2 cache */
141 WREG32(VM_L2_CNTL, ENABLE_L2_CACHE | ENABLE_L2_FRAGMENT_PROCESSING |
142 ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE |
143 EFFECTIVE_L2_QUEUE_SIZE(7));
144 WREG32(VM_L2_CNTL2, 0);
145 WREG32(VM_L2_CNTL3, BANK_SELECT(0) | CACHE_UPDATE_MODE(2));
146 /* Setup TLB control */
147 tmp = ENABLE_L1_TLB | ENABLE_L1_FRAGMENT_PROCESSING |
148 SYSTEM_ACCESS_MODE_NOT_IN_SYS |
149 SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU |
150 EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5);
151 WREG32(MC_VM_MD_L1_TLB0_CNTL, tmp);
152 WREG32(MC_VM_MD_L1_TLB1_CNTL, tmp);
153 WREG32(MC_VM_MD_L1_TLB2_CNTL, tmp);
0b8c30bc
AD		 154 if (rdev->family == CHIP_RV740)
155 WREG32(MC_VM_MD_L1_TLB3_CNTL, tmp);
3ce0a23d
JG		 156 WREG32(MC_VM_MB_L1_TLB0_CNTL, tmp);
157 WREG32(MC_VM_MB_L1_TLB1_CNTL, tmp);
158 WREG32(MC_VM_MB_L1_TLB2_CNTL, tmp);
159 WREG32(MC_VM_MB_L1_TLB3_CNTL, tmp);
160 WREG32(VM_CONTEXT0_PAGE_TABLE_START_ADDR, rdev->mc.gtt_start >> 12);
1a029b76 161 WREG32(VM_CONTEXT0_PAGE_TABLE_END_ADDR, rdev->mc.gtt_end >> 12);
3ce0a23d
JG		 162 WREG32(VM_CONTEXT0_PAGE_TABLE_BASE_ADDR, rdev->gart.table_addr >> 12);
163 WREG32(VM_CONTEXT0_CNTL, ENABLE_CONTEXT | PAGE_TABLE_DEPTH(0) |
164 RANGE_PROTECTION_FAULT_ENABLE_DEFAULT);
165 WREG32(VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR,
166 (u32)(rdev->dummy_page.addr >> 12));
167 for (i = 1; i < 7; i++)
168 WREG32(VM_CONTEXT0_CNTL + (i * 4), 0);
771fe6b9 169
3ce0a23d 170 r600_pcie_gart_tlb_flush(rdev);
fcf4de5a
TV		 171 DRM_INFO("PCIE GART of %uM enabled (table at 0x%016llX).\n",
172 (unsigned)(rdev->mc.gtt_size >> 20),
173 (unsigned long long)rdev->gart.table_addr);
3ce0a23d 174 rdev->gart.ready = true;
771fe6b9
JG		 175 return 0;
176}
177
3ce0a23d 178void rv770_pcie_gart_disable(struct radeon_device *rdev)
771fe6b9 179{
3ce0a23d 180 u32 tmp;
c9a1be96 181 int i;
3ce0a23d 182
3ce0a23d
JG		 183 /* Disable all tables */
184 for (i = 0; i < 7; i++)
185 WREG32(VM_CONTEXT0_CNTL + (i * 4), 0);
186
187 /* Setup L2 cache */
188 WREG32(VM_L2_CNTL, ENABLE_L2_FRAGMENT_PROCESSING |
189 EFFECTIVE_L2_QUEUE_SIZE(7));
190 WREG32(VM_L2_CNTL2, 0);
191 WREG32(VM_L2_CNTL3, BANK_SELECT(0) | CACHE_UPDATE_MODE(2));
192 /* Setup TLB control */
193 tmp = EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5);
194 WREG32(MC_VM_MD_L1_TLB0_CNTL, tmp);
195 WREG32(MC_VM_MD_L1_TLB1_CNTL, tmp);
196 WREG32(MC_VM_MD_L1_TLB2_CNTL, tmp);
197 WREG32(MC_VM_MB_L1_TLB0_CNTL, tmp);
198 WREG32(MC_VM_MB_L1_TLB1_CNTL, tmp);
199 WREG32(MC_VM_MB_L1_TLB2_CNTL, tmp);
200 WREG32(MC_VM_MB_L1_TLB3_CNTL, tmp);
c9a1be96 201 radeon_gart_table_vram_unpin(rdev);
4aac0473
JG		 202}
203
204void rv770_pcie_gart_fini(struct radeon_device *rdev)
205{
f9274562 206 radeon_gart_fini(rdev);
4aac0473
JG		 207 rv770_pcie_gart_disable(rdev);
208 radeon_gart_table_vram_free(rdev);
771fe6b9
JG		 209}
210
211
1a029b76
JG		 212void rv770_agp_enable(struct radeon_device *rdev)
213{
214 u32 tmp;
215 int i;
216
217 /* Setup L2 cache */
218 WREG32(VM_L2_CNTL, ENABLE_L2_CACHE | ENABLE_L2_FRAGMENT_PROCESSING |
219 ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE |
220 EFFECTIVE_L2_QUEUE_SIZE(7));
221 WREG32(VM_L2_CNTL2, 0);
222 WREG32(VM_L2_CNTL3, BANK_SELECT(0) | CACHE_UPDATE_MODE(2));
223 /* Setup TLB control */
224 tmp = ENABLE_L1_TLB | ENABLE_L1_FRAGMENT_PROCESSING |
225 SYSTEM_ACCESS_MODE_NOT_IN_SYS |
226 SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU |
227 EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5);
228 WREG32(MC_VM_MD_L1_TLB0_CNTL, tmp);
229 WREG32(MC_VM_MD_L1_TLB1_CNTL, tmp);
230 WREG32(MC_VM_MD_L1_TLB2_CNTL, tmp);
231 WREG32(MC_VM_MB_L1_TLB0_CNTL, tmp);
232 WREG32(MC_VM_MB_L1_TLB1_CNTL, tmp);
233 WREG32(MC_VM_MB_L1_TLB2_CNTL, tmp);
234 WREG32(MC_VM_MB_L1_TLB3_CNTL, tmp);
235 for (i = 0; i < 7; i++)
236 WREG32(VM_CONTEXT0_CNTL + (i * 4), 0);
237}
238
a3c1945a 239static void rv770_mc_program(struct radeon_device *rdev)
771fe6b9 240{
a3c1945a 241 struct rv515_mc_save save;
3ce0a23d
JG		 242 u32 tmp;
243 int i, j;
244
245 /* Initialize HDP */
246 for (i = 0, j = 0; i < 32; i++, j += 0x18) {
247 WREG32((0x2c14 + j), 0x00000000);
248 WREG32((0x2c18 + j), 0x00000000);
249 WREG32((0x2c1c + j), 0x00000000);
250 WREG32((0x2c20 + j), 0x00000000);
251 WREG32((0x2c24 + j), 0x00000000);
252 }
812d0469
AD		 253 /* r7xx hw bug. Read from HDP_DEBUG1 rather
254 * than writing to HDP_REG_COHERENCY_FLUSH_CNTL
255 */
256 tmp = RREG32(HDP_DEBUG1);
3ce0a23d 257
a3c1945a 258 rv515_mc_stop(rdev, &save);
3ce0a23d 259 if (r600_mc_wait_for_idle(rdev)) {
a3c1945a 260 dev_warn(rdev->dev, "Wait for MC idle timedout !\n");
3ce0a23d 261 }
3ce0a23d
JG		 262 /* Lockout access through VGA aperture*/
263 WREG32(VGA_HDP_CONTROL, VGA_MEMORY_DISABLE);
3ce0a23d 264 /* Update configuration */
1a029b76
JG		 265 if (rdev->flags & RADEON_IS_AGP) {
266 if (rdev->mc.vram_start < rdev->mc.gtt_start) {
267 /* VRAM before AGP */
268 WREG32(MC_VM_SYSTEM_APERTURE_LOW_ADDR,
269 rdev->mc.vram_start >> 12);
270 WREG32(MC_VM_SYSTEM_APERTURE_HIGH_ADDR,
271 rdev->mc.gtt_end >> 12);
272 } else {
273 /* VRAM after AGP */
274 WREG32(MC_VM_SYSTEM_APERTURE_LOW_ADDR,
275 rdev->mc.gtt_start >> 12);
276 WREG32(MC_VM_SYSTEM_APERTURE_HIGH_ADDR,
277 rdev->mc.vram_end >> 12);
278 }
279 } else {
280 WREG32(MC_VM_SYSTEM_APERTURE_LOW_ADDR,
281 rdev->mc.vram_start >> 12);
282 WREG32(MC_VM_SYSTEM_APERTURE_HIGH_ADDR,
283 rdev->mc.vram_end >> 12);
284 }
16cdf04d 285 WREG32(MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR, rdev->vram_scratch.gpu_addr >> 12);
1a029b76 286 tmp = ((rdev->mc.vram_end >> 24) & 0xFFFF) << 16;
3ce0a23d
JG		 287 tmp |= ((rdev->mc.vram_start >> 24) & 0xFFFF);
288 WREG32(MC_VM_FB_LOCATION, tmp);
289 WREG32(HDP_NONSURFACE_BASE, (rdev->mc.vram_start >> 8));
290 WREG32(HDP_NONSURFACE_INFO, (2 << 7));
46fcd2b3 291 WREG32(HDP_NONSURFACE_SIZE, 0x3FFFFFFF);
3ce0a23d 292 if (rdev->flags & RADEON_IS_AGP) {
1a029b76 293 WREG32(MC_VM_AGP_TOP, rdev->mc.gtt_end >> 16);
3ce0a23d
JG		 294 WREG32(MC_VM_AGP_BOT, rdev->mc.gtt_start >> 16);
295 WREG32(MC_VM_AGP_BASE, rdev->mc.agp_base >> 22);
296 } else {
297 WREG32(MC_VM_AGP_BASE, 0);
298 WREG32(MC_VM_AGP_TOP, 0x0FFFFFFF);
299 WREG32(MC_VM_AGP_BOT, 0x0FFFFFFF);
300 }
3ce0a23d 301 if (r600_mc_wait_for_idle(rdev)) {
a3c1945a 302 dev_warn(rdev->dev, "Wait for MC idle timedout !\n");
3ce0a23d 303 }
a3c1945a 304 rv515_mc_resume(rdev, &save);
698443d9
DA		 305 /* we need to own VRAM, so turn off the VGA renderer here
306 * to stop it overwriting our objects */
d39c3b89 307 rv515_vga_render_disable(rdev);
771fe6b9
JG		 308}
309
3ce0a23d
JG		 310
311/*
312 * CP.
313 */
314void r700_cp_stop(struct radeon_device *rdev)
771fe6b9 315{
53595338 316 radeon_ttm_set_active_vram_size(rdev, rdev->mc.visible_vram_size);
3ce0a23d 317 WREG32(CP_ME_CNTL, (CP_ME_HALT | CP_PFP_HALT));
724c80e1 318 WREG32(SCRATCH_UMSK, 0);
771fe6b9
JG		 319}
320
3ce0a23d 321static int rv770_cp_load_microcode(struct radeon_device *rdev)
771fe6b9 322{
3ce0a23d
JG		 323 const __be32 *fw_data;
324 int i;
325
326 if (!rdev->me_fw || !rdev->pfp_fw)
327 return -EINVAL;
328
329 r700_cp_stop(rdev);
4eace7fd
CC		 330 WREG32(CP_RB_CNTL,
331#ifdef __BIG_ENDIAN
332 BUF_SWAP_32BIT |
333#endif
334 RB_NO_UPDATE | RB_BLKSZ(15) | RB_BUFSZ(3));
3ce0a23d
JG		 335
336 /* Reset cp */
337 WREG32(GRBM_SOFT_RESET, SOFT_RESET_CP);
338 RREG32(GRBM_SOFT_RESET);
339 mdelay(15);
340 WREG32(GRBM_SOFT_RESET, 0);
341
342 fw_data = (const __be32 *)rdev->pfp_fw->data;
343 WREG32(CP_PFP_UCODE_ADDR, 0);
344 for (i = 0; i < R700_PFP_UCODE_SIZE; i++)
345 WREG32(CP_PFP_UCODE_DATA, be32_to_cpup(fw_data++));
346 WREG32(CP_PFP_UCODE_ADDR, 0);
347
348 fw_data = (const __be32 *)rdev->me_fw->data;
349 WREG32(CP_ME_RAM_WADDR, 0);
350 for (i = 0; i < R700_PM4_UCODE_SIZE; i++)
351 WREG32(CP_ME_RAM_DATA, be32_to_cpup(fw_data++));
352
353 WREG32(CP_PFP_UCODE_ADDR, 0);
354 WREG32(CP_ME_RAM_WADDR, 0);
355 WREG32(CP_ME_RAM_RADDR, 0);
356 return 0;
771fe6b9
JG		 357}
358
fe251e2f
AD		 359void r700_cp_fini(struct radeon_device *rdev)
360{
361 r700_cp_stop(rdev);
e32eb50d 362 radeon_ring_fini(rdev, &rdev->ring[RADEON_RING_TYPE_GFX_INDEX]);
fe251e2f 363}
771fe6b9
JG		 364
365/*
3ce0a23d 366 * Core functions
771fe6b9 367 */
3ce0a23d 368static void rv770_gpu_init(struct radeon_device *rdev)
771fe6b9 369{
3ce0a23d 370 int i, j, num_qd_pipes;
d03f5d59 371 u32 ta_aux_cntl;
3ce0a23d
JG		 372 u32 sx_debug_1;
373 u32 smx_dc_ctl0;
d03f5d59 374 u32 db_debug3;
3ce0a23d
JG		 375 u32 num_gs_verts_per_thread;
376 u32 vgt_gs_per_es;
377 u32 gs_prim_buffer_depth = 0;
378 u32 sq_ms_fifo_sizes;
379 u32 sq_config;
380 u32 sq_thread_resource_mgmt;
381 u32 hdp_host_path_cntl;
382 u32 sq_dyn_gpr_size_simd_ab_0;
3ce0a23d
JG		 383 u32 gb_tiling_config = 0;
384 u32 cc_rb_backend_disable = 0;
385 u32 cc_gc_shader_pipe_config = 0;
386 u32 mc_arb_ramcfg;
416a2bd2
AD		 387 u32 db_debug4, tmp;
388 u32 inactive_pipes, shader_pipe_config;
389 u32 disabled_rb_mask;
390 unsigned active_number;
771fe6b9 391
3ce0a23d 392 /* setup chip specs */
416a2bd2 393 rdev->config.rv770.tiling_group_size = 256;
3ce0a23d
JG		 394 switch (rdev->family) {
395 case CHIP_RV770:
396 rdev->config.rv770.max_pipes = 4;
397 rdev->config.rv770.max_tile_pipes = 8;
398 rdev->config.rv770.max_simds = 10;
399 rdev->config.rv770.max_backends = 4;
400 rdev->config.rv770.max_gprs = 256;
401 rdev->config.rv770.max_threads = 248;
402 rdev->config.rv770.max_stack_entries = 512;
403 rdev->config.rv770.max_hw_contexts = 8;
404 rdev->config.rv770.max_gs_threads = 16 * 2;
405 rdev->config.rv770.sx_max_export_size = 128;
406 rdev->config.rv770.sx_max_export_pos_size = 16;
407 rdev->config.rv770.sx_max_export_smx_size = 112;
408 rdev->config.rv770.sq_num_cf_insts = 2;
409
410 rdev->config.rv770.sx_num_of_sets = 7;
411 rdev->config.rv770.sc_prim_fifo_size = 0xF9;
412 rdev->config.rv770.sc_hiz_tile_fifo_size = 0x30;
413 rdev->config.rv770.sc_earlyz_tile_fifo_fize = 0x130;
414 break;
415 case CHIP_RV730:
416 rdev->config.rv770.max_pipes = 2;
417 rdev->config.rv770.max_tile_pipes = 4;
418 rdev->config.rv770.max_simds = 8;
419 rdev->config.rv770.max_backends = 2;
420 rdev->config.rv770.max_gprs = 128;
421 rdev->config.rv770.max_threads = 248;
422 rdev->config.rv770.max_stack_entries = 256;
423 rdev->config.rv770.max_hw_contexts = 8;
424 rdev->config.rv770.max_gs_threads = 16 * 2;
425 rdev->config.rv770.sx_max_export_size = 256;
426 rdev->config.rv770.sx_max_export_pos_size = 32;
427 rdev->config.rv770.sx_max_export_smx_size = 224;
428 rdev->config.rv770.sq_num_cf_insts = 2;
429
430 rdev->config.rv770.sx_num_of_sets = 7;
431 rdev->config.rv770.sc_prim_fifo_size = 0xf9;
432 rdev->config.rv770.sc_hiz_tile_fifo_size = 0x30;
433 rdev->config.rv770.sc_earlyz_tile_fifo_fize = 0x130;
434 if (rdev->config.rv770.sx_max_export_pos_size > 16) {
435 rdev->config.rv770.sx_max_export_pos_size -= 16;
436 rdev->config.rv770.sx_max_export_smx_size += 16;
437 }
438 break;
439 case CHIP_RV710:
440 rdev->config.rv770.max_pipes = 2;
441 rdev->config.rv770.max_tile_pipes = 2;
442 rdev->config.rv770.max_simds = 2;
443 rdev->config.rv770.max_backends = 1;
444 rdev->config.rv770.max_gprs = 256;
445 rdev->config.rv770.max_threads = 192;
446 rdev->config.rv770.max_stack_entries = 256;
447 rdev->config.rv770.max_hw_contexts = 4;
448 rdev->config.rv770.max_gs_threads = 8 * 2;
449 rdev->config.rv770.sx_max_export_size = 128;
450 rdev->config.rv770.sx_max_export_pos_size = 16;
451 rdev->config.rv770.sx_max_export_smx_size = 112;
452 rdev->config.rv770.sq_num_cf_insts = 1;
453
454 rdev->config.rv770.sx_num_of_sets = 7;
455 rdev->config.rv770.sc_prim_fifo_size = 0x40;
456 rdev->config.rv770.sc_hiz_tile_fifo_size = 0x30;
457 rdev->config.rv770.sc_earlyz_tile_fifo_fize = 0x130;
458 break;
459 case CHIP_RV740:
460 rdev->config.rv770.max_pipes = 4;
461 rdev->config.rv770.max_tile_pipes = 4;
462 rdev->config.rv770.max_simds = 8;
463 rdev->config.rv770.max_backends = 4;
464 rdev->config.rv770.max_gprs = 256;
465 rdev->config.rv770.max_threads = 248;
466 rdev->config.rv770.max_stack_entries = 512;
467 rdev->config.rv770.max_hw_contexts = 8;
468 rdev->config.rv770.max_gs_threads = 16 * 2;
469 rdev->config.rv770.sx_max_export_size = 256;
470 rdev->config.rv770.sx_max_export_pos_size = 32;
471 rdev->config.rv770.sx_max_export_smx_size = 224;
472 rdev->config.rv770.sq_num_cf_insts = 2;
473
474 rdev->config.rv770.sx_num_of_sets = 7;
475 rdev->config.rv770.sc_prim_fifo_size = 0x100;
476 rdev->config.rv770.sc_hiz_tile_fifo_size = 0x30;
477 rdev->config.rv770.sc_earlyz_tile_fifo_fize = 0x130;
478
479 if (rdev->config.rv770.sx_max_export_pos_size > 16) {
480 rdev->config.rv770.sx_max_export_pos_size -= 16;
481 rdev->config.rv770.sx_max_export_smx_size += 16;
482 }
483 break;
484 default:
485 break;
486 }
487
488 /* Initialize HDP */
489 j = 0;
490 for (i = 0; i < 32; i++) {
491 WREG32((0x2c14 + j), 0x00000000);
492 WREG32((0x2c18 + j), 0x00000000);
493 WREG32((0x2c1c + j), 0x00000000);
494 WREG32((0x2c20 + j), 0x00000000);
495 WREG32((0x2c24 + j), 0x00000000);
496 j += 0x18;
497 }
498
499 WREG32(GRBM_CNTL, GRBM_READ_TIMEOUT(0xff));
500
501 /* setup tiling, simd, pipe config */
502 mc_arb_ramcfg = RREG32(MC_ARB_RAMCFG);
503
416a2bd2
AD		 504 shader_pipe_config = RREG32(CC_GC_SHADER_PIPE_CONFIG);
505 inactive_pipes = (shader_pipe_config & INACTIVE_QD_PIPES_MASK) >> INACTIVE_QD_PIPES_SHIFT;
506 for (i = 0, tmp = 1, active_number = 0; i < R7XX_MAX_PIPES; i++) {
507 if (!(inactive_pipes & tmp)) {
508 active_number++;
509 }
510 tmp <<= 1;
511 }
512 if (active_number == 1) {
513 WREG32(SPI_CONFIG_CNTL, DISABLE_INTERP_1);
514 } else {
515 WREG32(SPI_CONFIG_CNTL, 0);
516 }
517
518 cc_rb_backend_disable = RREG32(CC_RB_BACKEND_DISABLE) & 0x00ff0000;
519 tmp = R7XX_MAX_BACKENDS - r600_count_pipe_bits(cc_rb_backend_disable >> 16);
520 if (tmp < rdev->config.rv770.max_backends) {
521 rdev->config.rv770.max_backends = tmp;
522 }
523
524 cc_gc_shader_pipe_config = RREG32(CC_GC_SHADER_PIPE_CONFIG) & 0xffffff00;
525 tmp = R7XX_MAX_PIPES - r600_count_pipe_bits((cc_gc_shader_pipe_config >> 8) & R7XX_MAX_PIPES_MASK);
526 if (tmp < rdev->config.rv770.max_pipes) {
527 rdev->config.rv770.max_pipes = tmp;
528 }
529 tmp = R7XX_MAX_SIMDS - r600_count_pipe_bits((cc_gc_shader_pipe_config >> 16) & R7XX_MAX_SIMDS_MASK);
530 if (tmp < rdev->config.rv770.max_simds) {
531 rdev->config.rv770.max_simds = tmp;
532 }
533
3ce0a23d
JG		 534 switch (rdev->config.rv770.max_tile_pipes) {
535 case 1:
d03f5d59 536 default:
416a2bd2 537 gb_tiling_config = PIPE_TILING(0);
3ce0a23d
JG		 538 break;
539 case 2:
416a2bd2 540 gb_tiling_config = PIPE_TILING(1);
3ce0a23d
JG		 541 break;
542 case 4:
416a2bd2 543 gb_tiling_config = PIPE_TILING(2);
3ce0a23d
JG		 544 break;
545 case 8:
416a2bd2 546 gb_tiling_config = PIPE_TILING(3);
3ce0a23d
JG		 547 break;
548 }
d03f5d59 549 rdev->config.rv770.tiling_npipes = rdev->config.rv770.max_tile_pipes;
3ce0a23d 550
416a2bd2
AD		 551 disabled_rb_mask = (RREG32(CC_RB_BACKEND_DISABLE) >> 16) & R7XX_MAX_BACKENDS_MASK;
552 tmp = (gb_tiling_config & PIPE_TILING__MASK) >> PIPE_TILING__SHIFT;
553 tmp = r6xx_remap_render_backend(rdev, tmp, rdev->config.rv770.max_backends,
554 R7XX_MAX_BACKENDS, disabled_rb_mask);
555 gb_tiling_config |= tmp << 16;
556 rdev->config.rv770.backend_map = tmp;
557
3ce0a23d
JG		 558 if (rdev->family == CHIP_RV770)
559 gb_tiling_config |= BANK_TILING(1);
29d65406
AD		 560 else {
561 if ((mc_arb_ramcfg & NOOFBANK_MASK) >> NOOFBANK_SHIFT)
562 gb_tiling_config |= BANK_TILING(1);
563 else
564 gb_tiling_config |= BANK_TILING(0);
565 }
961fb597 566 rdev->config.rv770.tiling_nbanks = 4 << ((gb_tiling_config >> 4) & 0x3);
881fe6c1 567 gb_tiling_config |= GROUP_SIZE((mc_arb_ramcfg & BURSTLENGTH_MASK) >> BURSTLENGTH_SHIFT);
e29649db 568 if (((mc_arb_ramcfg & NOOFROWS_MASK) >> NOOFROWS_SHIFT) > 3) {
3ce0a23d
JG		 569 gb_tiling_config |= ROW_TILING(3);
570 gb_tiling_config |= SAMPLE_SPLIT(3);
571 } else {
572 gb_tiling_config |=
573 ROW_TILING(((mc_arb_ramcfg & NOOFROWS_MASK) >> NOOFROWS_SHIFT));
574 gb_tiling_config |=
575 SAMPLE_SPLIT(((mc_arb_ramcfg & NOOFROWS_MASK) >> NOOFROWS_SHIFT));
576 }
577
578 gb_tiling_config |= BANK_SWAPS(1);
e7aeeba6 579 rdev->config.rv770.tile_config = gb_tiling_config;
3ce0a23d
JG		 580
581 WREG32(GB_TILING_CONFIG, gb_tiling_config);
582 WREG32(DCP_TILING_CONFIG, (gb_tiling_config & 0xffff));
583 WREG32(HDP_TILING_CONFIG, (gb_tiling_config & 0xffff));
584
3ce0a23d
JG		 585 WREG32(CGTS_SYS_TCC_DISABLE, 0);
586 WREG32(CGTS_TCC_DISABLE, 0);
f867c60d
AD		 587 WREG32(CGTS_USER_SYS_TCC_DISABLE, 0);
588 WREG32(CGTS_USER_TCC_DISABLE, 0);
3ce0a23d 589
416a2bd2
AD		 590
591 num_qd_pipes = R7XX_MAX_PIPES - r600_count_pipe_bits((cc_gc_shader_pipe_config & INACTIVE_QD_PIPES_MASK) >> 8);
3ce0a23d
JG		 592 WREG32(VGT_OUT_DEALLOC_CNTL, (num_qd_pipes * 4) & DEALLOC_DIST_MASK);
593 WREG32(VGT_VERTEX_REUSE_BLOCK_CNTL, ((num_qd_pipes * 4) - 2) & VTX_REUSE_DEPTH_MASK);
594
595 /* set HW defaults for 3D engine */
596 WREG32(CP_QUEUE_THRESHOLDS, (ROQ_IB1_START(0x16) |
e29649db 597 ROQ_IB2_START(0x2b)));
3ce0a23d
JG		 598
599 WREG32(CP_MEQ_THRESHOLDS, STQ_SPLIT(0x30));
600
d03f5d59
AD		 601 ta_aux_cntl = RREG32(TA_CNTL_AUX);
602 WREG32(TA_CNTL_AUX, ta_aux_cntl | DISABLE_CUBE_ANISO);
3ce0a23d
JG		 603
604 sx_debug_1 = RREG32(SX_DEBUG_1);
605 sx_debug_1 |= ENABLE_NEW_SMX_ADDRESS;
606 WREG32(SX_DEBUG_1, sx_debug_1);
607
608 smx_dc_ctl0 = RREG32(SMX_DC_CTL0);
609 smx_dc_ctl0 &= ~CACHE_DEPTH(0x1ff);
610 smx_dc_ctl0 |= CACHE_DEPTH((rdev->config.rv770.sx_num_of_sets * 64) - 1);
611 WREG32(SMX_DC_CTL0, smx_dc_ctl0);
612
d03f5d59
AD		 613 if (rdev->family != CHIP_RV740)
614 WREG32(SMX_EVENT_CTL, (ES_FLUSH_CTL(4) |
615 GS_FLUSH_CTL(4) |
616 ACK_FLUSH_CTL(3) |
617 SYNC_FLUSH_CTL));
3ce0a23d 618
b866d133
AD		 619 if (rdev->family != CHIP_RV770)
620 WREG32(SMX_SAR_CTL0, 0x00003f3f);
621
d03f5d59
AD		 622 db_debug3 = RREG32(DB_DEBUG3);
623 db_debug3 &= ~DB_CLK_OFF_DELAY(0x1f);
624 switch (rdev->family) {
625 case CHIP_RV770:
626 case CHIP_RV740:
627 db_debug3 |= DB_CLK_OFF_DELAY(0x1f);
628 break;
629 case CHIP_RV710:
630 case CHIP_RV730:
631 default:
632 db_debug3 |= DB_CLK_OFF_DELAY(2);
633 break;
634 }
635 WREG32(DB_DEBUG3, db_debug3);
636
637 if (rdev->family != CHIP_RV770) {
3ce0a23d
JG		 638 db_debug4 = RREG32(DB_DEBUG4);
639 db_debug4 |= DISABLE_TILE_COVERED_FOR_PS_ITER;
640 WREG32(DB_DEBUG4, db_debug4);
641 }
642
643 WREG32(SX_EXPORT_BUFFER_SIZES, (COLOR_BUFFER_SIZE((rdev->config.rv770.sx_max_export_size / 4) - 1) |
e29649db
AD		 644 POSITION_BUFFER_SIZE((rdev->config.rv770.sx_max_export_pos_size / 4) - 1) |
645 SMX_BUFFER_SIZE((rdev->config.rv770.sx_max_export_smx_size / 4) - 1)));
3ce0a23d
JG		 646
647 WREG32(PA_SC_FIFO_SIZE, (SC_PRIM_FIFO_SIZE(rdev->config.rv770.sc_prim_fifo_size) |
e29649db
AD		 648 SC_HIZ_TILE_FIFO_SIZE(rdev->config.rv770.sc_hiz_tile_fifo_size) |
649 SC_EARLYZ_TILE_FIFO_SIZE(rdev->config.rv770.sc_earlyz_tile_fifo_fize)));
3ce0a23d
JG		 650
651 WREG32(PA_SC_MULTI_CHIP_CNTL, 0);
652
653 WREG32(VGT_NUM_INSTANCES, 1);
654
3ce0a23d
JG		 655 WREG32(SPI_CONFIG_CNTL_1, VTX_DONE_DELAY(4));
656
657 WREG32(CP_PERFMON_CNTL, 0);
658
659 sq_ms_fifo_sizes = (CACHE_FIFO_SIZE(16 * rdev->config.rv770.sq_num_cf_insts) |
660 DONE_FIFO_HIWATER(0xe0) |
661 ALU_UPDATE_FIFO_HIWATER(0x8));
662 switch (rdev->family) {
663 case CHIP_RV770:
3ce0a23d
JG		 664 case CHIP_RV730:
665 case CHIP_RV710:
d03f5d59
AD		 666 sq_ms_fifo_sizes |= FETCH_FIFO_HIWATER(0x1);
667 break;
3ce0a23d
JG		 668 case CHIP_RV740:
669 default:
670 sq_ms_fifo_sizes |= FETCH_FIFO_HIWATER(0x4);
671 break;
672 }
673 WREG32(SQ_MS_FIFO_SIZES, sq_ms_fifo_sizes);
674
675 /* SQ_CONFIG, SQ_GPR_RESOURCE_MGMT, SQ_THREAD_RESOURCE_MGMT, SQ_STACK_RESOURCE_MGMT
676 * should be adjusted as needed by the 2D/3D drivers. This just sets default values
677 */
678 sq_config = RREG32(SQ_CONFIG);
679 sq_config &= ~(PS_PRIO(3) |
680 VS_PRIO(3) |
681 GS_PRIO(3) |
682 ES_PRIO(3));
683 sq_config |= (DX9_CONSTS |
684 VC_ENABLE |
685 EXPORT_SRC_C |
686 PS_PRIO(0) |
687 VS_PRIO(1) |
688 GS_PRIO(2) |
689 ES_PRIO(3));
690 if (rdev->family == CHIP_RV710)
691 /* no vertex cache */
692 sq_config &= ~VC_ENABLE;
693
694 WREG32(SQ_CONFIG, sq_config);
695
696 WREG32(SQ_GPR_RESOURCE_MGMT_1, (NUM_PS_GPRS((rdev->config.rv770.max_gprs * 24)/64) |
fe62e1a4
DA		 697 NUM_VS_GPRS((rdev->config.rv770.max_gprs * 24)/64) |
698 NUM_CLAUSE_TEMP_GPRS(((rdev->config.rv770.max_gprs * 24)/64)/2)));
3ce0a23d
JG		 699
700 WREG32(SQ_GPR_RESOURCE_MGMT_2, (NUM_GS_GPRS((rdev->config.rv770.max_gprs * 7)/64) |
fe62e1a4 701 NUM_ES_GPRS((rdev->config.rv770.max_gprs * 7)/64)));
3ce0a23d
JG		 702
703 sq_thread_resource_mgmt = (NUM_PS_THREADS((rdev->config.rv770.max_threads * 4)/8) |
704 NUM_VS_THREADS((rdev->config.rv770.max_threads * 2)/8) |
705 NUM_ES_THREADS((rdev->config.rv770.max_threads * 1)/8));
706 if (((rdev->config.rv770.max_threads * 1) / 8) > rdev->config.rv770.max_gs_threads)
707 sq_thread_resource_mgmt |= NUM_GS_THREADS(rdev->config.rv770.max_gs_threads);
708 else
709 sq_thread_resource_mgmt |= NUM_GS_THREADS((rdev->config.rv770.max_gs_threads * 1)/8);
710 WREG32(SQ_THREAD_RESOURCE_MGMT, sq_thread_resource_mgmt);
711
712 WREG32(SQ_STACK_RESOURCE_MGMT_1, (NUM_PS_STACK_ENTRIES((rdev->config.rv770.max_stack_entries * 1)/4) |
713 NUM_VS_STACK_ENTRIES((rdev->config.rv770.max_stack_entries * 1)/4)));
714
715 WREG32(SQ_STACK_RESOURCE_MGMT_2, (NUM_GS_STACK_ENTRIES((rdev->config.rv770.max_stack_entries * 1)/4) |
716 NUM_ES_STACK_ENTRIES((rdev->config.rv770.max_stack_entries * 1)/4)));
717
718 sq_dyn_gpr_size_simd_ab_0 = (SIMDA_RING0((rdev->config.rv770.max_gprs * 38)/64) |
719 SIMDA_RING1((rdev->config.rv770.max_gprs * 38)/64) |
720 SIMDB_RING0((rdev->config.rv770.max_gprs * 38)/64) |
721 SIMDB_RING1((rdev->config.rv770.max_gprs * 38)/64));
722
723 WREG32(SQ_DYN_GPR_SIZE_SIMD_AB_0, sq_dyn_gpr_size_simd_ab_0);
724 WREG32(SQ_DYN_GPR_SIZE_SIMD_AB_1, sq_dyn_gpr_size_simd_ab_0);
725 WREG32(SQ_DYN_GPR_SIZE_SIMD_AB_2, sq_dyn_gpr_size_simd_ab_0);
726 WREG32(SQ_DYN_GPR_SIZE_SIMD_AB_3, sq_dyn_gpr_size_simd_ab_0);
727 WREG32(SQ_DYN_GPR_SIZE_SIMD_AB_4, sq_dyn_gpr_size_simd_ab_0);
728 WREG32(SQ_DYN_GPR_SIZE_SIMD_AB_5, sq_dyn_gpr_size_simd_ab_0);
729 WREG32(SQ_DYN_GPR_SIZE_SIMD_AB_6, sq_dyn_gpr_size_simd_ab_0);
730 WREG32(SQ_DYN_GPR_SIZE_SIMD_AB_7, sq_dyn_gpr_size_simd_ab_0);
731
732 WREG32(PA_SC_FORCE_EOV_MAX_CNTS, (FORCE_EOV_MAX_CLK_CNT(4095) |
fe62e1a4 733 FORCE_EOV_MAX_REZ_CNT(255)));
3ce0a23d
JG		 734
735 if (rdev->family == CHIP_RV710)
736 WREG32(VGT_CACHE_INVALIDATION, (CACHE_INVALIDATION(TC_ONLY) |
fe62e1a4 737 AUTO_INVLD_EN(ES_AND_GS_AUTO)));
3ce0a23d
JG		 738 else
739 WREG32(VGT_CACHE_INVALIDATION, (CACHE_INVALIDATION(VC_AND_TC) |
fe62e1a4 740 AUTO_INVLD_EN(ES_AND_GS_AUTO)));
3ce0a23d
JG		 741
742 switch (rdev->family) {
743 case CHIP_RV770:
744 case CHIP_RV730:
745 case CHIP_RV740:
746 gs_prim_buffer_depth = 384;
747 break;
748 case CHIP_RV710:
749 gs_prim_buffer_depth = 128;
750 break;
751 default:
752 break;
753 }
754
755 num_gs_verts_per_thread = rdev->config.rv770.max_pipes * 16;
756 vgt_gs_per_es = gs_prim_buffer_depth + num_gs_verts_per_thread;
757 /* Max value for this is 256 */
758 if (vgt_gs_per_es > 256)
759 vgt_gs_per_es = 256;
760
761 WREG32(VGT_ES_PER_GS, 128);
762 WREG32(VGT_GS_PER_ES, vgt_gs_per_es);
763 WREG32(VGT_GS_PER_VS, 2);
764
765 /* more default values. 2D/3D driver should adjust as needed */
766 WREG32(VGT_GS_VERTEX_REUSE, 16);
767 WREG32(PA_SC_LINE_STIPPLE_STATE, 0);
768 WREG32(VGT_STRMOUT_EN, 0);
769 WREG32(SX_MISC, 0);
770 WREG32(PA_SC_MODE_CNTL, 0);
771 WREG32(PA_SC_EDGERULE, 0xaaaaaaaa);
772 WREG32(PA_SC_AA_CONFIG, 0);
773 WREG32(PA_SC_CLIPRECT_RULE, 0xffff);
774 WREG32(PA_SC_LINE_STIPPLE, 0);
775 WREG32(SPI_INPUT_Z, 0);
776 WREG32(SPI_PS_IN_CONTROL_0, NUM_INTERP(2));
777 WREG32(CB_COLOR7_FRAG, 0);
778
779 /* clear render buffer base addresses */
780 WREG32(CB_COLOR0_BASE, 0);
781 WREG32(CB_COLOR1_BASE, 0);
782 WREG32(CB_COLOR2_BASE, 0);
783 WREG32(CB_COLOR3_BASE, 0);
784 WREG32(CB_COLOR4_BASE, 0);
785 WREG32(CB_COLOR5_BASE, 0);
786 WREG32(CB_COLOR6_BASE, 0);
787 WREG32(CB_COLOR7_BASE, 0);
788
789 WREG32(TCP_CNTL, 0);
790
791 hdp_host_path_cntl = RREG32(HDP_HOST_PATH_CNTL);
792 WREG32(HDP_HOST_PATH_CNTL, hdp_host_path_cntl);
793
794 WREG32(PA_SC_MULTI_CHIP_CNTL, 0);
795
796 WREG32(PA_CL_ENHANCE, (CLIP_VTX_REORDER_ENA |
797 NUM_CLIP_SEQ(3)));
b866d133 798 WREG32(VC_ENHANCE, 0);
3ce0a23d
JG		 799}
800
0ef0c1f7
AD		 801void r700_vram_gtt_location(struct radeon_device *rdev, struct radeon_mc *mc)
802{
803 u64 size_bf, size_af;
804
805 if (mc->mc_vram_size > 0xE0000000) {
806 /* leave room for at least 512M GTT */
807 dev_warn(rdev->dev, "limiting VRAM\n");
808 mc->real_vram_size = 0xE0000000;
809 mc->mc_vram_size = 0xE0000000;
810 }
811 if (rdev->flags & RADEON_IS_AGP) {
812 size_bf = mc->gtt_start;
dfc6ae5b 813 size_af = 0xFFFFFFFF - mc->gtt_end;
0ef0c1f7
AD		 814 if (size_bf > size_af) {
815 if (mc->mc_vram_size > size_bf) {
816 dev_warn(rdev->dev, "limiting VRAM\n");
817 mc->real_vram_size = size_bf;
818 mc->mc_vram_size = size_bf;
819 }
820 mc->vram_start = mc->gtt_start - mc->mc_vram_size;
821 } else {
822 if (mc->mc_vram_size > size_af) {
823 dev_warn(rdev->dev, "limiting VRAM\n");
824 mc->real_vram_size = size_af;
825 mc->mc_vram_size = size_af;
826 }
dfc6ae5b 827 mc->vram_start = mc->gtt_end + 1;
0ef0c1f7
AD		 828 }
829 mc->vram_end = mc->vram_start + mc->mc_vram_size - 1;
830 dev_info(rdev->dev, "VRAM: %lluM 0x%08llX - 0x%08llX (%lluM used)\n",
831 mc->mc_vram_size >> 20, mc->vram_start,
832 mc->vram_end, mc->real_vram_size >> 20);
833 } else {
b4183e30 834 radeon_vram_location(rdev, &rdev->mc, 0);
0ef0c1f7
AD		 835 rdev->mc.gtt_base_align = 0;
836 radeon_gtt_location(rdev, mc);
837 }
838}
839
3ce0a23d
JG		 840int rv770_mc_init(struct radeon_device *rdev)
841{
3ce0a23d 842 u32 tmp;
5885b7a9 843 int chansize, numchan;
3ce0a23d
JG		 844
845 /* Get VRAM informations */
3ce0a23d 846 rdev->mc.vram_is_ddr = true;
5885b7a9
AD		 847 tmp = RREG32(MC_ARB_RAMCFG);
848 if (tmp & CHANSIZE_OVERRIDE) {
849 chansize = 16;
850 } else if (tmp & CHANSIZE_MASK) {
851 chansize = 64;
852 } else {
853 chansize = 32;
854 }
855 tmp = RREG32(MC_SHARED_CHMAP);
856 switch ((tmp & NOOFCHAN_MASK) >> NOOFCHAN_SHIFT) {
857 case 0:
858 default:
859 numchan = 1;
860 break;
861 case 1:
862 numchan = 2;
863 break;
864 case 2:
865 numchan = 4;
866 break;
867 case 3:
868 numchan = 8;
869 break;
870 }
871 rdev->mc.vram_width = numchan * chansize;
771fe6b9 872 /* Could aper size report 0 ? */
01d73a69
JC		 873 rdev->mc.aper_base = pci_resource_start(rdev->pdev, 0);
874 rdev->mc.aper_size = pci_resource_len(rdev->pdev, 0);
3ce0a23d
JG		 875 /* Setup GPU memory space */
876 rdev->mc.mc_vram_size = RREG32(CONFIG_MEMSIZE);
877 rdev->mc.real_vram_size = RREG32(CONFIG_MEMSIZE);
51e5fcd3 878 rdev->mc.visible_vram_size = rdev->mc.aper_size;
0ef0c1f7 879 r700_vram_gtt_location(rdev, &rdev->mc);
f47299c5
AD		 880 radeon_update_bandwidth_info(rdev);
881
3ce0a23d
JG		 882 return 0;
883}
d594e46a 884
fc30b8ef 885static int rv770_startup(struct radeon_device *rdev)
3ce0a23d 886{
e32eb50d 887 struct radeon_ring *ring = &rdev->ring[RADEON_RING_TYPE_GFX_INDEX];
3ce0a23d
JG		 888 int r;
889
9e46a48d
AD		 890 /* enable pcie gen2 link */
891 rv770_pcie_gen2_enable(rdev);
892
779720a3
AD		 893 if (!rdev->me_fw || !rdev->pfp_fw || !rdev->rlc_fw) {
894 r = r600_init_microcode(rdev);
895 if (r) {
896 DRM_ERROR("Failed to load firmware!\n");
897 return r;
898 }
899 }
900
16cdf04d
AD		 901 r = r600_vram_scratch_init(rdev);
902 if (r)
903 return r;
904
a3c1945a 905 rv770_mc_program(rdev);
1a029b76
JG		 906 if (rdev->flags & RADEON_IS_AGP) {
907 rv770_agp_enable(rdev);
908 } else {
909 r = rv770_pcie_gart_enable(rdev);
910 if (r)
911 return r;
912 }
16cdf04d 913
3ce0a23d 914 rv770_gpu_init(rdev);
c38c7b64
JG		 915 r = r600_blit_init(rdev);
916 if (r) {
917 r600_blit_fini(rdev);
27cd7769 918 rdev->asic->copy.copy = NULL;
c38c7b64
JG		 919 dev_warn(rdev->dev, "failed blitter (%d) falling back to memcpy\n", r);
920 }
b70d6bb3 921
724c80e1
AD		 922 /* allocate wb buffer */
923 r = radeon_wb_init(rdev);
924 if (r)
925 return r;
926
30eb77f4
JG		 927 r = radeon_fence_driver_start_ring(rdev, RADEON_RING_TYPE_GFX_INDEX);
928 if (r) {
929 dev_err(rdev->dev, "failed initializing CP fences (%d).\n", r);
930 return r;
931 }
932
d8f60cfc 933 /* Enable IRQ */
d8f60cfc
AD		 934 r = r600_irq_init(rdev);
935 if (r) {
936 DRM_ERROR("radeon: IH init failed (%d).\n", r);
937 radeon_irq_kms_fini(rdev);
938 return r;
939 }
940 r600_irq_set(rdev);
941
e32eb50d 942 r = radeon_ring_init(rdev, ring, ring->ring_size, RADEON_WB_CP_RPTR_OFFSET,
78c5560a
AD		 943 R600_CP_RB_RPTR, R600_CP_RB_WPTR,
944 0, 0xfffff, RADEON_CP_PACKET2);
3ce0a23d
JG		 945 if (r)
946 return r;
947 r = rv770_cp_load_microcode(rdev);
948 if (r)
949 return r;
950 r = r600_cp_resume(rdev);
951 if (r)
952 return r;
724c80e1 953
2898c348
CK		 954 r = radeon_ib_pool_init(rdev);
955 if (r) {
956 dev_err(rdev->dev, "IB initialization failed (%d).\n", r);
b15ba512 957 return r;
2898c348 958 }
b15ba512 959
d4e30ef0
AD		 960 r = r600_audio_init(rdev);
961 if (r) {
962 DRM_ERROR("radeon: audio init failed\n");
963 return r;
964 }
965
3ce0a23d
JG		 966 return 0;
967}
968
fc30b8ef
DA		 969int rv770_resume(struct radeon_device *rdev)
970{
971 int r;
972
1a029b76
JG		 973 /* Do not reset GPU before posting, on rv770 hw unlike on r500 hw,
974 * posting will perform necessary task to bring back GPU into good
975 * shape.
976 */
fc30b8ef 977 /* post card */
e7d40b9a 978 atom_asic_init(rdev->mode_info.atom_context);
fc30b8ef 979
b15ba512 980 rdev->accel_working = true;
fc30b8ef
DA		 981 r = rv770_startup(rdev);
982 if (r) {
983 DRM_ERROR("r600 startup failed on resume\n");
6b7746e8 984 rdev->accel_working = false;
fc30b8ef
DA		 985 return r;
986 }
987
fc30b8ef
DA		 988 return r;
989
990}
991
3ce0a23d
JG		 992int rv770_suspend(struct radeon_device *rdev)
993{
8a8c6e7c 994 r600_audio_fini(rdev);
3ce0a23d 995 r700_cp_stop(rdev);
e32eb50d 996 rdev->ring[RADEON_RING_TYPE_GFX_INDEX].ready = false;
0c45249f 997 r600_irq_suspend(rdev);
724c80e1 998 radeon_wb_disable(rdev);
4aac0473 999 rv770_pcie_gart_disable(rdev);
6ddddfe7 1000
3ce0a23d
JG		 1001 return 0;
1002}
1003
1004/* Plan is to move initialization in that function and use
1005 * helper function so that radeon_device_init pretty much
1006 * do nothing more than calling asic specific function. This
1007 * should also allow to remove a bunch of callback function
1008 * like vram_info.
1009 */
1010int rv770_init(struct radeon_device *rdev)
1011{
1012 int r;
1013
3ce0a23d
JG		 1014 /* Read BIOS */
1015 if (!radeon_get_bios(rdev)) {
1016 if (ASIC_IS_AVIVO(rdev))
1017 return -EINVAL;
1018 }
1019 /* Must be an ATOMBIOS */
e7d40b9a
JG		 1020 if (!rdev->is_atom_bios) {
1021 dev_err(rdev->dev, "Expecting atombios for R600 GPU\n");
3ce0a23d 1022 return -EINVAL;
e7d40b9a 1023 }
3ce0a23d
JG		 1024 r = radeon_atombios_init(rdev);
1025 if (r)
1026 return r;
1027 /* Post card if necessary */
fd909c37 1028 if (!radeon_card_posted(rdev)) {
72542d77
DA		 1029 if (!rdev->bios) {
1030 dev_err(rdev->dev, "Card not posted and no BIOS - ignoring\n");
1031 return -EINVAL;
1032 }
3ce0a23d
JG		 1033 DRM_INFO("GPU not posted. posting now...\n");
1034 atom_asic_init(rdev->mode_info.atom_context);
1035 }
1036 /* Initialize scratch registers */
1037 r600_scratch_init(rdev);
1038 /* Initialize surface registers */
1039 radeon_surface_init(rdev);
7433874e 1040 /* Initialize clocks */
5e6dde7e 1041 radeon_get_clock_info(rdev->ddev);
3ce0a23d 1042 /* Fence driver */
30eb77f4 1043 r = radeon_fence_driver_init(rdev);
3ce0a23d
JG		 1044 if (r)
1045 return r;
d594e46a 1046 /* initialize AGP */
700a0cc0
JG		 1047 if (rdev->flags & RADEON_IS_AGP) {
1048 r = radeon_agp_init(rdev);
1049 if (r)
1050 radeon_agp_disable(rdev);
1051 }
3ce0a23d 1052 r = rv770_mc_init(rdev);
b574f251 1053 if (r)
3ce0a23d 1054 return r;
3ce0a23d 1055 /* Memory manager */
4c788679 1056 r = radeon_bo_init(rdev);
3ce0a23d
JG		 1057 if (r)
1058 return r;
d8f60cfc
AD		 1059
1060 r = radeon_irq_kms_init(rdev);
1061 if (r)
1062 return r;
1063
e32eb50d
CK		 1064 rdev->ring[RADEON_RING_TYPE_GFX_INDEX].ring_obj = NULL;
1065 r600_ring_init(rdev, &rdev->ring[RADEON_RING_TYPE_GFX_INDEX], 1024 * 1024);
3ce0a23d 1066
d8f60cfc
AD		 1067 rdev->ih.ring_obj = NULL;
1068 r600_ih_ring_init(rdev, 64 * 1024);
1069
4aac0473
JG		 1070 r = r600_pcie_gart_init(rdev);
1071 if (r)
1072 return r;
1073
779720a3 1074 rdev->accel_working = true;
fc30b8ef 1075 r = rv770_startup(rdev);
3ce0a23d 1076 if (r) {
655efd3d 1077 dev_err(rdev->dev, "disabling GPU acceleration\n");
fe251e2f 1078 r700_cp_fini(rdev);
655efd3d 1079 r600_irq_fini(rdev);
724c80e1 1080 radeon_wb_fini(rdev);
2898c348 1081 radeon_ib_pool_fini(rdev);
655efd3d 1082 radeon_irq_kms_fini(rdev);
75c81298 1083 rv770_pcie_gart_fini(rdev);
733289c2 1084 rdev->accel_working = false;
3ce0a23d 1085 }
8a8c6e7c 1086
3ce0a23d
JG		 1087 return 0;
1088}
1089
1090void rv770_fini(struct radeon_device *rdev)
1091{
1092 r600_blit_fini(rdev);
fe251e2f 1093 r700_cp_fini(rdev);
d8f60cfc 1094 r600_irq_fini(rdev);
724c80e1 1095 radeon_wb_fini(rdev);
2898c348 1096 radeon_ib_pool_fini(rdev);
d8f60cfc 1097 radeon_irq_kms_fini(rdev);
4aac0473 1098 rv770_pcie_gart_fini(rdev);
16cdf04d 1099 r600_vram_scratch_fini(rdev);
3ce0a23d
JG		 1100 radeon_gem_fini(rdev);
1101 radeon_fence_driver_fini(rdev);
d0269ed8 1102 radeon_agp_fini(rdev);
4c788679 1103 radeon_bo_fini(rdev);
e7d40b9a 1104 radeon_atombios_fini(rdev);
3ce0a23d
JG		 1105 kfree(rdev->bios);
1106 rdev->bios = NULL;
771fe6b9 1107}
9e46a48d
AD		 1108
1109static void rv770_pcie_gen2_enable(struct radeon_device *rdev)
1110{
1111 u32 link_width_cntl, lanes, speed_cntl, tmp;
1112 u16 link_cntl2;
1113
d42dd579
AD		 1114 if (radeon_pcie_gen2 == 0)
1115 return;
1116
9e46a48d
AD		 1117 if (rdev->flags & RADEON_IS_IGP)
1118 return;
1119
1120 if (!(rdev->flags & RADEON_IS_PCIE))
1121 return;
1122
1123 /* x2 cards have a special sequence */
1124 if (ASIC_IS_X2(rdev))
1125 return;
1126
1127 /* advertise upconfig capability */
1128 link_width_cntl = RREG32_PCIE_P(PCIE_LC_LINK_WIDTH_CNTL);
1129 link_width_cntl &= ~LC_UPCONFIGURE_DIS;
1130 WREG32_PCIE_P(PCIE_LC_LINK_WIDTH_CNTL, link_width_cntl);
1131 link_width_cntl = RREG32_PCIE_P(PCIE_LC_LINK_WIDTH_CNTL);
1132 if (link_width_cntl & LC_RENEGOTIATION_SUPPORT) {
1133 lanes = (link_width_cntl & LC_LINK_WIDTH_RD_MASK) >> LC_LINK_WIDTH_RD_SHIFT;
1134 link_width_cntl &= ~(LC_LINK_WIDTH_MASK |
1135 LC_RECONFIG_ARC_MISSING_ESCAPE);
1136 link_width_cntl |= lanes | LC_RECONFIG_NOW |
1137 LC_RENEGOTIATE_EN | LC_UPCONFIGURE_SUPPORT;
1138 WREG32_PCIE_P(PCIE_LC_LINK_WIDTH_CNTL, link_width_cntl);
1139 } else {
1140 link_width_cntl |= LC_UPCONFIGURE_DIS;
1141 WREG32_PCIE_P(PCIE_LC_LINK_WIDTH_CNTL, link_width_cntl);
1142 }
1143
1144 speed_cntl = RREG32_PCIE_P(PCIE_LC_SPEED_CNTL);
1145 if ((speed_cntl & LC_OTHER_SIDE_EVER_SENT_GEN2) &&
1146 (speed_cntl & LC_OTHER_SIDE_SUPPORTS_GEN2)) {
1147
1148 tmp = RREG32(0x541c);
1149 WREG32(0x541c, tmp | 0x8);
1150 WREG32(MM_CFGREGS_CNTL, MM_WR_TO_CFG_EN);
1151 link_cntl2 = RREG16(0x4088);
1152 link_cntl2 &= ~TARGET_LINK_SPEED_MASK;
1153 link_cntl2 |= 0x2;
1154 WREG16(0x4088, link_cntl2);
1155 WREG32(MM_CFGREGS_CNTL, 0);
1156
1157 speed_cntl = RREG32_PCIE_P(PCIE_LC_SPEED_CNTL);
1158 speed_cntl &= ~LC_TARGET_LINK_SPEED_OVERRIDE_EN;
1159 WREG32_PCIE_P(PCIE_LC_SPEED_CNTL, speed_cntl);
1160
1161 speed_cntl = RREG32_PCIE_P(PCIE_LC_SPEED_CNTL);
1162 speed_cntl |= LC_CLR_FAILED_SPD_CHANGE_CNT;
1163 WREG32_PCIE_P(PCIE_LC_SPEED_CNTL, speed_cntl);
1164
1165 speed_cntl = RREG32_PCIE_P(PCIE_LC_SPEED_CNTL);
1166 speed_cntl &= ~LC_CLR_FAILED_SPD_CHANGE_CNT;
1167 WREG32_PCIE_P(PCIE_LC_SPEED_CNTL, speed_cntl);
1168
1169 speed_cntl = RREG32_PCIE_P(PCIE_LC_SPEED_CNTL);
1170 speed_cntl |= LC_GEN2_EN_STRAP;
1171 WREG32_PCIE_P(PCIE_LC_SPEED_CNTL, speed_cntl);
1172
1173 } else {
1174 link_width_cntl = RREG32_PCIE_P(PCIE_LC_LINK_WIDTH_CNTL);
1175 /* XXX: only disable it if gen1 bridge vendor == 0x111d or 0x1106 */
1176 if (1)
1177 link_width_cntl |= LC_UPCONFIGURE_DIS;
1178 else
1179 link_width_cntl &= ~LC_UPCONFIGURE_DIS;
1180 WREG32_PCIE_P(PCIE_LC_LINK_WIDTH_CNTL, link_width_cntl);
1181 }
1182}
Linux kernel - Deliverables
This page took 0.332101 seconds and 5 git commands to generate.