Commit | Line | Data |
---|---|---|
84e05408 CZ |
1 | /* |
2 | * Copyright (c) 2016, Fuzhou Rockchip Electronics Co., Ltd | |
3 | * | |
4 | * This program is free software; you can redistribute it and/or modify | |
5 | * it under the terms of the GNU General Public License as published by | |
6 | * the Free Software Foundation; either version 2 of the License, or | |
7 | * (at your option) any later version. | |
8 | */ | |
9 | #include <linux/clk.h> | |
10 | #include <linux/component.h> | |
11 | #include <linux/iopoll.h> | |
12 | #include <linux/math64.h> | |
13 | #include <linux/module.h> | |
14 | #include <linux/of_device.h> | |
15 | #include <linux/regmap.h> | |
16 | #include <linux/mfd/syscon.h> | |
17 | #include <drm/drm_atomic_helper.h> | |
18 | #include <drm/drm_crtc.h> | |
19 | #include <drm/drm_crtc_helper.h> | |
20 | #include <drm/drm_mipi_dsi.h> | |
21 | #include <drm/drm_of.h> | |
22 | #include <drm/drm_panel.h> | |
23 | #include <drm/drmP.h> | |
24 | #include <video/mipi_display.h> | |
25 | ||
26 | #include "rockchip_drm_drv.h" | |
27 | #include "rockchip_drm_vop.h" | |
28 | ||
29 | #define DRIVER_NAME "dw-mipi-dsi" | |
30 | ||
31 | #define GRF_SOC_CON6 0x025c | |
32 | #define DSI0_SEL_VOP_LIT (1 << 6) | |
33 | #define DSI1_SEL_VOP_LIT (1 << 9) | |
34 | ||
35 | #define DSI_VERSION 0x00 | |
36 | #define DSI_PWR_UP 0x04 | |
37 | #define RESET 0 | |
38 | #define POWERUP BIT(0) | |
39 | ||
40 | #define DSI_CLKMGR_CFG 0x08 | |
41 | #define TO_CLK_DIVIDSION(div) (((div) & 0xff) << 8) | |
42 | #define TX_ESC_CLK_DIVIDSION(div) (((div) & 0xff) << 0) | |
43 | ||
44 | #define DSI_DPI_VCID 0x0c | |
45 | #define DPI_VID(vid) (((vid) & 0x3) << 0) | |
46 | ||
47 | #define DSI_DPI_COLOR_CODING 0x10 | |
48 | #define EN18_LOOSELY BIT(8) | |
49 | #define DPI_COLOR_CODING_16BIT_1 0x0 | |
50 | #define DPI_COLOR_CODING_16BIT_2 0x1 | |
51 | #define DPI_COLOR_CODING_16BIT_3 0x2 | |
52 | #define DPI_COLOR_CODING_18BIT_1 0x3 | |
53 | #define DPI_COLOR_CODING_18BIT_2 0x4 | |
54 | #define DPI_COLOR_CODING_24BIT 0x5 | |
55 | ||
56 | #define DSI_DPI_CFG_POL 0x14 | |
57 | #define COLORM_ACTIVE_LOW BIT(4) | |
58 | #define SHUTD_ACTIVE_LOW BIT(3) | |
59 | #define HSYNC_ACTIVE_LOW BIT(2) | |
60 | #define VSYNC_ACTIVE_LOW BIT(1) | |
61 | #define DATAEN_ACTIVE_LOW BIT(0) | |
62 | ||
63 | #define DSI_DPI_LP_CMD_TIM 0x18 | |
64 | #define OUTVACT_LPCMD_TIME(p) (((p) & 0xff) << 16) | |
65 | #define INVACT_LPCMD_TIME(p) ((p) & 0xff) | |
66 | ||
67 | #define DSI_DBI_CFG 0x20 | |
68 | #define DSI_DBI_CMDSIZE 0x28 | |
69 | ||
70 | #define DSI_PCKHDL_CFG 0x2c | |
71 | #define EN_CRC_RX BIT(4) | |
72 | #define EN_ECC_RX BIT(3) | |
73 | #define EN_BTA BIT(2) | |
74 | #define EN_EOTP_RX BIT(1) | |
75 | #define EN_EOTP_TX BIT(0) | |
76 | ||
77 | #define DSI_MODE_CFG 0x34 | |
78 | #define ENABLE_VIDEO_MODE 0 | |
79 | #define ENABLE_CMD_MODE BIT(0) | |
80 | ||
81 | #define DSI_VID_MODE_CFG 0x38 | |
82 | #define FRAME_BTA_ACK BIT(14) | |
83 | #define ENABLE_LOW_POWER (0x3f << 8) | |
84 | #define ENABLE_LOW_POWER_MASK (0x3f << 8) | |
85 | #define VID_MODE_TYPE_BURST_SYNC_PULSES 0x2 | |
86 | #define VID_MODE_TYPE_MASK 0x3 | |
87 | ||
88 | #define DSI_VID_PKT_SIZE 0x3c | |
89 | #define VID_PKT_SIZE(p) (((p) & 0x3fff) << 0) | |
90 | #define VID_PKT_MAX_SIZE 0x3fff | |
91 | ||
92 | #define DSI_VID_HSA_TIME 0x48 | |
93 | #define DSI_VID_HBP_TIME 0x4c | |
94 | #define DSI_VID_HLINE_TIME 0x50 | |
95 | #define DSI_VID_VSA_LINES 0x54 | |
96 | #define DSI_VID_VBP_LINES 0x58 | |
97 | #define DSI_VID_VFP_LINES 0x5c | |
98 | #define DSI_VID_VACTIVE_LINES 0x60 | |
99 | #define DSI_CMD_MODE_CFG 0x68 | |
100 | #define MAX_RD_PKT_SIZE_LP BIT(24) | |
101 | #define DCS_LW_TX_LP BIT(19) | |
102 | #define DCS_SR_0P_TX_LP BIT(18) | |
103 | #define DCS_SW_1P_TX_LP BIT(17) | |
104 | #define DCS_SW_0P_TX_LP BIT(16) | |
105 | #define GEN_LW_TX_LP BIT(14) | |
106 | #define GEN_SR_2P_TX_LP BIT(13) | |
107 | #define GEN_SR_1P_TX_LP BIT(12) | |
108 | #define GEN_SR_0P_TX_LP BIT(11) | |
109 | #define GEN_SW_2P_TX_LP BIT(10) | |
110 | #define GEN_SW_1P_TX_LP BIT(9) | |
111 | #define GEN_SW_0P_TX_LP BIT(8) | |
112 | #define EN_ACK_RQST BIT(1) | |
113 | #define EN_TEAR_FX BIT(0) | |
114 | ||
115 | #define CMD_MODE_ALL_LP (MAX_RD_PKT_SIZE_LP | \ | |
116 | DCS_LW_TX_LP | \ | |
117 | DCS_SR_0P_TX_LP | \ | |
118 | DCS_SW_1P_TX_LP | \ | |
119 | DCS_SW_0P_TX_LP | \ | |
120 | GEN_LW_TX_LP | \ | |
121 | GEN_SR_2P_TX_LP | \ | |
122 | GEN_SR_1P_TX_LP | \ | |
123 | GEN_SR_0P_TX_LP | \ | |
124 | GEN_SW_2P_TX_LP | \ | |
125 | GEN_SW_1P_TX_LP | \ | |
126 | GEN_SW_0P_TX_LP) | |
127 | ||
128 | #define DSI_GEN_HDR 0x6c | |
129 | #define GEN_HDATA(data) (((data) & 0xffff) << 8) | |
130 | #define GEN_HDATA_MASK (0xffff << 8) | |
131 | #define GEN_HTYPE(type) (((type) & 0xff) << 0) | |
132 | #define GEN_HTYPE_MASK 0xff | |
133 | ||
134 | #define DSI_GEN_PLD_DATA 0x70 | |
135 | ||
136 | #define DSI_CMD_PKT_STATUS 0x74 | |
137 | #define GEN_CMD_EMPTY BIT(0) | |
138 | #define GEN_CMD_FULL BIT(1) | |
139 | #define GEN_PLD_W_EMPTY BIT(2) | |
140 | #define GEN_PLD_W_FULL BIT(3) | |
141 | #define GEN_PLD_R_EMPTY BIT(4) | |
142 | #define GEN_PLD_R_FULL BIT(5) | |
143 | #define GEN_RD_CMD_BUSY BIT(6) | |
144 | ||
145 | #define DSI_TO_CNT_CFG 0x78 | |
146 | #define HSTX_TO_CNT(p) (((p) & 0xffff) << 16) | |
147 | #define LPRX_TO_CNT(p) ((p) & 0xffff) | |
148 | ||
149 | #define DSI_BTA_TO_CNT 0x8c | |
150 | ||
151 | #define DSI_LPCLK_CTRL 0x94 | |
152 | #define AUTO_CLKLANE_CTRL BIT(1) | |
153 | #define PHY_TXREQUESTCLKHS BIT(0) | |
154 | ||
155 | #define DSI_PHY_TMR_LPCLK_CFG 0x98 | |
156 | #define PHY_CLKHS2LP_TIME(lbcc) (((lbcc) & 0x3ff) << 16) | |
157 | #define PHY_CLKLP2HS_TIME(lbcc) ((lbcc) & 0x3ff) | |
158 | ||
159 | #define DSI_PHY_TMR_CFG 0x9c | |
160 | #define PHY_HS2LP_TIME(lbcc) (((lbcc) & 0xff) << 24) | |
161 | #define PHY_LP2HS_TIME(lbcc) (((lbcc) & 0xff) << 16) | |
162 | #define MAX_RD_TIME(lbcc) ((lbcc) & 0x7fff) | |
163 | ||
164 | #define DSI_PHY_RSTZ 0xa0 | |
165 | #define PHY_DISFORCEPLL 0 | |
166 | #define PHY_ENFORCEPLL BIT(3) | |
167 | #define PHY_DISABLECLK 0 | |
168 | #define PHY_ENABLECLK BIT(2) | |
169 | #define PHY_RSTZ 0 | |
170 | #define PHY_UNRSTZ BIT(1) | |
171 | #define PHY_SHUTDOWNZ 0 | |
172 | #define PHY_UNSHUTDOWNZ BIT(0) | |
173 | ||
174 | #define DSI_PHY_IF_CFG 0xa4 | |
175 | #define N_LANES(n) ((((n) - 1) & 0x3) << 0) | |
176 | #define PHY_STOP_WAIT_TIME(cycle) (((cycle) & 0xff) << 8) | |
177 | ||
178 | #define DSI_PHY_STATUS 0xb0 | |
179 | #define LOCK BIT(0) | |
180 | #define STOP_STATE_CLK_LANE BIT(2) | |
181 | ||
182 | #define DSI_PHY_TST_CTRL0 0xb4 | |
183 | #define PHY_TESTCLK BIT(1) | |
184 | #define PHY_UNTESTCLK 0 | |
185 | #define PHY_TESTCLR BIT(0) | |
186 | #define PHY_UNTESTCLR 0 | |
187 | ||
188 | #define DSI_PHY_TST_CTRL1 0xb8 | |
189 | #define PHY_TESTEN BIT(16) | |
190 | #define PHY_UNTESTEN 0 | |
191 | #define PHY_TESTDOUT(n) (((n) & 0xff) << 8) | |
192 | #define PHY_TESTDIN(n) (((n) & 0xff) << 0) | |
193 | ||
194 | #define DSI_INT_ST0 0xbc | |
195 | #define DSI_INT_ST1 0xc0 | |
196 | #define DSI_INT_MSK0 0xc4 | |
197 | #define DSI_INT_MSK1 0xc8 | |
198 | ||
199 | #define PHY_STATUS_TIMEOUT_US 10000 | |
200 | #define CMD_PKT_STATUS_TIMEOUT_US 20000 | |
201 | ||
202 | #define BYPASS_VCO_RANGE BIT(7) | |
203 | #define VCO_RANGE_CON_SEL(val) (((val) & 0x7) << 3) | |
204 | #define VCO_IN_CAP_CON_DEFAULT (0x0 << 1) | |
205 | #define VCO_IN_CAP_CON_LOW (0x1 << 1) | |
206 | #define VCO_IN_CAP_CON_HIGH (0x2 << 1) | |
207 | #define REF_BIAS_CUR_SEL BIT(0) | |
208 | ||
209 | #define CP_CURRENT_3MA BIT(3) | |
210 | #define CP_PROGRAM_EN BIT(7) | |
211 | #define LPF_PROGRAM_EN BIT(6) | |
212 | #define LPF_RESISTORS_20_KOHM 0 | |
213 | ||
214 | #define HSFREQRANGE_SEL(val) (((val) & 0x3f) << 1) | |
215 | ||
216 | #define INPUT_DIVIDER(val) ((val - 1) & 0x7f) | |
217 | #define LOW_PROGRAM_EN 0 | |
218 | #define HIGH_PROGRAM_EN BIT(7) | |
219 | #define LOOP_DIV_LOW_SEL(val) ((val - 1) & 0x1f) | |
220 | #define LOOP_DIV_HIGH_SEL(val) (((val - 1) >> 5) & 0x1f) | |
221 | #define PLL_LOOP_DIV_EN BIT(5) | |
222 | #define PLL_INPUT_DIV_EN BIT(4) | |
223 | ||
224 | #define POWER_CONTROL BIT(6) | |
225 | #define INTERNAL_REG_CURRENT BIT(3) | |
226 | #define BIAS_BLOCK_ON BIT(2) | |
227 | #define BANDGAP_ON BIT(0) | |
228 | ||
229 | #define TER_RESISTOR_HIGH BIT(7) | |
230 | #define TER_RESISTOR_LOW 0 | |
231 | #define LEVEL_SHIFTERS_ON BIT(6) | |
232 | #define TER_CAL_DONE BIT(5) | |
233 | #define SETRD_MAX (0x7 << 2) | |
234 | #define POWER_MANAGE BIT(1) | |
235 | #define TER_RESISTORS_ON BIT(0) | |
236 | ||
237 | #define BIASEXTR_SEL(val) ((val) & 0x7) | |
238 | #define BANDGAP_SEL(val) ((val) & 0x7) | |
239 | #define TLP_PROGRAM_EN BIT(7) | |
240 | #define THS_PRE_PROGRAM_EN BIT(7) | |
241 | #define THS_ZERO_PROGRAM_EN BIT(6) | |
242 | ||
243 | enum { | |
244 | BANDGAP_97_07, | |
245 | BANDGAP_98_05, | |
246 | BANDGAP_99_02, | |
247 | BANDGAP_100_00, | |
248 | BANDGAP_93_17, | |
249 | BANDGAP_94_15, | |
250 | BANDGAP_95_12, | |
251 | BANDGAP_96_10, | |
252 | }; | |
253 | ||
254 | enum { | |
255 | BIASEXTR_87_1, | |
256 | BIASEXTR_91_5, | |
257 | BIASEXTR_95_9, | |
258 | BIASEXTR_100, | |
259 | BIASEXTR_105_94, | |
260 | BIASEXTR_111_88, | |
261 | BIASEXTR_118_8, | |
262 | BIASEXTR_127_7, | |
263 | }; | |
264 | ||
265 | struct dw_mipi_dsi_plat_data { | |
266 | unsigned int max_data_lanes; | |
267 | enum drm_mode_status (*mode_valid)(struct drm_connector *connector, | |
268 | struct drm_display_mode *mode); | |
269 | }; | |
270 | ||
271 | struct dw_mipi_dsi { | |
272 | struct drm_encoder encoder; | |
273 | struct drm_connector connector; | |
274 | struct mipi_dsi_host dsi_host; | |
275 | struct drm_panel *panel; | |
276 | struct device *dev; | |
277 | struct regmap *grf_regmap; | |
278 | void __iomem *base; | |
279 | ||
280 | struct clk *pllref_clk; | |
281 | struct clk *pclk; | |
282 | ||
283 | unsigned int lane_mbps; /* per lane */ | |
284 | u32 channel; | |
285 | u32 lanes; | |
286 | u32 format; | |
287 | u16 input_div; | |
288 | u16 feedback_div; | |
289 | struct drm_display_mode *mode; | |
290 | ||
291 | const struct dw_mipi_dsi_plat_data *pdata; | |
292 | }; | |
293 | ||
294 | enum dw_mipi_dsi_mode { | |
295 | DW_MIPI_DSI_CMD_MODE, | |
296 | DW_MIPI_DSI_VID_MODE, | |
297 | }; | |
298 | ||
299 | struct dphy_pll_testdin_map { | |
300 | unsigned int max_mbps; | |
301 | u8 testdin; | |
302 | }; | |
303 | ||
304 | /* The table is based on 27MHz DPHY pll reference clock. */ | |
305 | static const struct dphy_pll_testdin_map dptdin_map[] = { | |
306 | { 90, 0x00}, { 100, 0x10}, { 110, 0x20}, { 130, 0x01}, | |
307 | { 140, 0x11}, { 150, 0x21}, { 170, 0x02}, { 180, 0x12}, | |
308 | { 200, 0x22}, { 220, 0x03}, { 240, 0x13}, { 250, 0x23}, | |
309 | { 270, 0x04}, { 300, 0x14}, { 330, 0x05}, { 360, 0x15}, | |
310 | { 400, 0x25}, { 450, 0x06}, { 500, 0x16}, { 550, 0x07}, | |
311 | { 600, 0x17}, { 650, 0x08}, { 700, 0x18}, { 750, 0x09}, | |
312 | { 800, 0x19}, { 850, 0x29}, { 900, 0x39}, { 950, 0x0a}, | |
313 | {1000, 0x1a}, {1050, 0x2a}, {1100, 0x3a}, {1150, 0x0b}, | |
314 | {1200, 0x1b}, {1250, 0x2b}, {1300, 0x3b}, {1350, 0x0c}, | |
315 | {1400, 0x1c}, {1450, 0x2c}, {1500, 0x3c} | |
316 | }; | |
317 | ||
318 | static int max_mbps_to_testdin(unsigned int max_mbps) | |
319 | { | |
320 | int i; | |
321 | ||
322 | for (i = 0; i < ARRAY_SIZE(dptdin_map); i++) | |
323 | if (dptdin_map[i].max_mbps > max_mbps) | |
324 | return dptdin_map[i].testdin; | |
325 | ||
326 | return -EINVAL; | |
327 | } | |
328 | ||
329 | /* | |
330 | * The controller should generate 2 frames before | |
331 | * preparing the peripheral. | |
332 | */ | |
333 | static void dw_mipi_dsi_wait_for_two_frames(struct dw_mipi_dsi *dsi) | |
334 | { | |
335 | int refresh, two_frames; | |
336 | ||
337 | refresh = drm_mode_vrefresh(dsi->mode); | |
338 | two_frames = DIV_ROUND_UP(MSEC_PER_SEC, refresh) * 2; | |
339 | msleep(two_frames); | |
340 | } | |
341 | ||
342 | static inline struct dw_mipi_dsi *host_to_dsi(struct mipi_dsi_host *host) | |
343 | { | |
344 | return container_of(host, struct dw_mipi_dsi, dsi_host); | |
345 | } | |
346 | ||
347 | static inline struct dw_mipi_dsi *con_to_dsi(struct drm_connector *con) | |
348 | { | |
349 | return container_of(con, struct dw_mipi_dsi, connector); | |
350 | } | |
351 | ||
352 | static inline struct dw_mipi_dsi *encoder_to_dsi(struct drm_encoder *encoder) | |
353 | { | |
354 | return container_of(encoder, struct dw_mipi_dsi, encoder); | |
355 | } | |
356 | static inline void dsi_write(struct dw_mipi_dsi *dsi, u32 reg, u32 val) | |
357 | { | |
358 | writel(val, dsi->base + reg); | |
359 | } | |
360 | ||
361 | static inline u32 dsi_read(struct dw_mipi_dsi *dsi, u32 reg) | |
362 | { | |
363 | return readl(dsi->base + reg); | |
364 | } | |
365 | ||
366 | static void dw_mipi_dsi_phy_write(struct dw_mipi_dsi *dsi, u8 test_code, | |
367 | u8 test_data) | |
368 | { | |
369 | /* | |
370 | * With the falling edge on TESTCLK, the TESTDIN[7:0] signal content | |
371 | * is latched internally as the current test code. Test data is | |
372 | * programmed internally by rising edge on TESTCLK. | |
373 | */ | |
374 | dsi_write(dsi, DSI_PHY_TST_CTRL0, PHY_TESTCLK | PHY_UNTESTCLR); | |
375 | ||
376 | dsi_write(dsi, DSI_PHY_TST_CTRL1, PHY_TESTEN | PHY_TESTDOUT(0) | | |
377 | PHY_TESTDIN(test_code)); | |
378 | ||
379 | dsi_write(dsi, DSI_PHY_TST_CTRL0, PHY_UNTESTCLK | PHY_UNTESTCLR); | |
380 | ||
381 | dsi_write(dsi, DSI_PHY_TST_CTRL1, PHY_UNTESTEN | PHY_TESTDOUT(0) | | |
382 | PHY_TESTDIN(test_data)); | |
383 | ||
384 | dsi_write(dsi, DSI_PHY_TST_CTRL0, PHY_TESTCLK | PHY_UNTESTCLR); | |
385 | } | |
386 | ||
387 | static int dw_mipi_dsi_phy_init(struct dw_mipi_dsi *dsi) | |
388 | { | |
389 | int ret, testdin, vco, val; | |
390 | ||
391 | vco = (dsi->lane_mbps < 200) ? 0 : (dsi->lane_mbps + 100) / 200; | |
392 | ||
393 | testdin = max_mbps_to_testdin(dsi->lane_mbps); | |
394 | if (testdin < 0) { | |
395 | dev_err(dsi->dev, | |
396 | "failed to get testdin for %dmbps lane clock\n", | |
397 | dsi->lane_mbps); | |
398 | return testdin; | |
399 | } | |
400 | ||
401 | dsi_write(dsi, DSI_PWR_UP, POWERUP); | |
402 | ||
403 | dw_mipi_dsi_phy_write(dsi, 0x10, BYPASS_VCO_RANGE | | |
404 | VCO_RANGE_CON_SEL(vco) | | |
405 | VCO_IN_CAP_CON_LOW | | |
406 | REF_BIAS_CUR_SEL); | |
407 | ||
408 | dw_mipi_dsi_phy_write(dsi, 0x11, CP_CURRENT_3MA); | |
409 | dw_mipi_dsi_phy_write(dsi, 0x12, CP_PROGRAM_EN | LPF_PROGRAM_EN | | |
410 | LPF_RESISTORS_20_KOHM); | |
411 | ||
412 | dw_mipi_dsi_phy_write(dsi, 0x44, HSFREQRANGE_SEL(testdin)); | |
413 | ||
414 | dw_mipi_dsi_phy_write(dsi, 0x19, PLL_LOOP_DIV_EN | PLL_INPUT_DIV_EN); | |
415 | dw_mipi_dsi_phy_write(dsi, 0x17, INPUT_DIVIDER(dsi->input_div)); | |
416 | dw_mipi_dsi_phy_write(dsi, 0x18, LOOP_DIV_LOW_SEL(dsi->feedback_div) | | |
417 | LOW_PROGRAM_EN); | |
418 | dw_mipi_dsi_phy_write(dsi, 0x18, LOOP_DIV_HIGH_SEL(dsi->feedback_div) | | |
419 | HIGH_PROGRAM_EN); | |
420 | ||
421 | dw_mipi_dsi_phy_write(dsi, 0x20, POWER_CONTROL | INTERNAL_REG_CURRENT | | |
422 | BIAS_BLOCK_ON | BANDGAP_ON); | |
423 | ||
424 | dw_mipi_dsi_phy_write(dsi, 0x21, TER_RESISTOR_LOW | TER_CAL_DONE | | |
425 | SETRD_MAX | TER_RESISTORS_ON); | |
426 | dw_mipi_dsi_phy_write(dsi, 0x21, TER_RESISTOR_HIGH | LEVEL_SHIFTERS_ON | | |
427 | SETRD_MAX | POWER_MANAGE | | |
428 | TER_RESISTORS_ON); | |
429 | ||
430 | dw_mipi_dsi_phy_write(dsi, 0x22, LOW_PROGRAM_EN | | |
431 | BIASEXTR_SEL(BIASEXTR_127_7)); | |
432 | dw_mipi_dsi_phy_write(dsi, 0x22, HIGH_PROGRAM_EN | | |
433 | BANDGAP_SEL(BANDGAP_96_10)); | |
434 | ||
435 | dw_mipi_dsi_phy_write(dsi, 0x70, TLP_PROGRAM_EN | 0xf); | |
436 | dw_mipi_dsi_phy_write(dsi, 0x71, THS_PRE_PROGRAM_EN | 0x55); | |
437 | dw_mipi_dsi_phy_write(dsi, 0x72, THS_ZERO_PROGRAM_EN | 0xa); | |
438 | ||
439 | dsi_write(dsi, DSI_PHY_RSTZ, PHY_ENFORCEPLL | PHY_ENABLECLK | | |
440 | PHY_UNRSTZ | PHY_UNSHUTDOWNZ); | |
441 | ||
442 | ||
443 | ret = readx_poll_timeout(readl, dsi->base + DSI_PHY_STATUS, | |
444 | val, val & LOCK, 1000, PHY_STATUS_TIMEOUT_US); | |
445 | if (ret < 0) { | |
446 | dev_err(dsi->dev, "failed to wait for phy lock state\n"); | |
447 | return ret; | |
448 | } | |
449 | ||
450 | ret = readx_poll_timeout(readl, dsi->base + DSI_PHY_STATUS, | |
451 | val, val & STOP_STATE_CLK_LANE, 1000, | |
452 | PHY_STATUS_TIMEOUT_US); | |
453 | if (ret < 0) { | |
454 | dev_err(dsi->dev, | |
455 | "failed to wait for phy clk lane stop state\n"); | |
456 | return ret; | |
457 | } | |
458 | ||
459 | return ret; | |
460 | } | |
461 | ||
462 | static int dw_mipi_dsi_get_lane_bps(struct dw_mipi_dsi *dsi) | |
463 | { | |
464 | unsigned int bpp, i, pre; | |
465 | unsigned long mpclk, pllref, tmp; | |
466 | unsigned int m = 1, n = 1, target_mbps = 1000; | |
467 | unsigned int max_mbps = dptdin_map[ARRAY_SIZE(dptdin_map) - 1].max_mbps; | |
468 | ||
469 | bpp = mipi_dsi_pixel_format_to_bpp(dsi->format); | |
470 | if (bpp < 0) { | |
471 | dev_err(dsi->dev, "failed to get bpp for pixel format %d\n", | |
472 | dsi->format); | |
473 | return bpp; | |
474 | } | |
475 | ||
476 | mpclk = DIV_ROUND_UP(dsi->mode->clock, MSEC_PER_SEC); | |
477 | if (mpclk) { | |
478 | /* take 1 / 0.9, since mbps must big than bandwidth of RGB */ | |
479 | tmp = mpclk * (bpp / dsi->lanes) * 10 / 9; | |
480 | if (tmp < max_mbps) | |
481 | target_mbps = tmp; | |
482 | else | |
483 | dev_err(dsi->dev, "DPHY clock frequency is out of range\n"); | |
484 | } | |
485 | ||
486 | pllref = DIV_ROUND_UP(clk_get_rate(dsi->pllref_clk), USEC_PER_SEC); | |
487 | tmp = pllref; | |
488 | ||
489 | for (i = 1; i < 6; i++) { | |
490 | pre = pllref / i; | |
491 | if ((tmp > (target_mbps % pre)) && (target_mbps / pre < 512)) { | |
492 | tmp = target_mbps % pre; | |
493 | n = i; | |
494 | m = target_mbps / pre; | |
495 | } | |
496 | if (tmp == 0) | |
497 | break; | |
498 | } | |
499 | ||
500 | dsi->lane_mbps = pllref / n * m; | |
501 | dsi->input_div = n; | |
502 | dsi->feedback_div = m; | |
503 | ||
504 | return 0; | |
505 | } | |
506 | ||
507 | static int dw_mipi_dsi_host_attach(struct mipi_dsi_host *host, | |
508 | struct mipi_dsi_device *device) | |
509 | { | |
510 | struct dw_mipi_dsi *dsi = host_to_dsi(host); | |
511 | ||
512 | if (device->lanes > dsi->pdata->max_data_lanes) { | |
513 | dev_err(dsi->dev, "the number of data lanes(%u) is too many\n", | |
514 | device->lanes); | |
515 | return -EINVAL; | |
516 | } | |
517 | ||
518 | if (!(device->mode_flags & MIPI_DSI_MODE_VIDEO_BURST) || | |
519 | !(device->mode_flags & MIPI_DSI_MODE_VIDEO_SYNC_PULSE)) { | |
520 | dev_err(dsi->dev, "device mode is unsupported\n"); | |
521 | return -EINVAL; | |
522 | } | |
523 | ||
524 | dsi->lanes = device->lanes; | |
525 | dsi->channel = device->channel; | |
526 | dsi->format = device->format; | |
527 | dsi->panel = of_drm_find_panel(device->dev.of_node); | |
528 | if (dsi->panel) | |
529 | return drm_panel_attach(dsi->panel, &dsi->connector); | |
530 | ||
531 | return -EINVAL; | |
532 | } | |
533 | ||
534 | static int dw_mipi_dsi_host_detach(struct mipi_dsi_host *host, | |
535 | struct mipi_dsi_device *device) | |
536 | { | |
537 | struct dw_mipi_dsi *dsi = host_to_dsi(host); | |
538 | ||
539 | drm_panel_detach(dsi->panel); | |
540 | ||
541 | return 0; | |
542 | } | |
543 | ||
544 | static int dw_mipi_dsi_gen_pkt_hdr_write(struct dw_mipi_dsi *dsi, u32 val) | |
545 | { | |
546 | int ret; | |
547 | ||
548 | ret = readx_poll_timeout(readl, dsi->base + DSI_CMD_PKT_STATUS, | |
549 | val, !(val & GEN_CMD_FULL), 1000, | |
550 | CMD_PKT_STATUS_TIMEOUT_US); | |
551 | if (ret < 0) { | |
552 | dev_err(dsi->dev, "failed to get available command FIFO\n"); | |
553 | return ret; | |
554 | } | |
555 | ||
556 | dsi_write(dsi, DSI_GEN_HDR, val); | |
557 | ||
558 | ret = readx_poll_timeout(readl, dsi->base + DSI_CMD_PKT_STATUS, | |
559 | val, val & (GEN_CMD_EMPTY | GEN_PLD_W_EMPTY), | |
560 | 1000, CMD_PKT_STATUS_TIMEOUT_US); | |
561 | if (ret < 0) { | |
562 | dev_err(dsi->dev, "failed to write command FIFO\n"); | |
563 | return ret; | |
564 | } | |
565 | ||
566 | return 0; | |
567 | } | |
568 | ||
569 | static int dw_mipi_dsi_dcs_short_write(struct dw_mipi_dsi *dsi, | |
570 | const struct mipi_dsi_msg *msg) | |
571 | { | |
572 | const u16 *tx_buf = msg->tx_buf; | |
573 | u32 val = GEN_HDATA(*tx_buf) | GEN_HTYPE(msg->type); | |
574 | ||
575 | if (msg->tx_len > 2) { | |
576 | dev_err(dsi->dev, "too long tx buf length %zu for short write\n", | |
577 | msg->tx_len); | |
578 | return -EINVAL; | |
579 | } | |
580 | ||
581 | return dw_mipi_dsi_gen_pkt_hdr_write(dsi, val); | |
582 | } | |
583 | ||
584 | static int dw_mipi_dsi_dcs_long_write(struct dw_mipi_dsi *dsi, | |
585 | const struct mipi_dsi_msg *msg) | |
586 | { | |
587 | const u32 *tx_buf = msg->tx_buf; | |
588 | int len = msg->tx_len, pld_data_bytes = sizeof(*tx_buf), ret; | |
589 | u32 val = GEN_HDATA(msg->tx_len) | GEN_HTYPE(msg->type); | |
590 | u32 remainder = 0; | |
591 | ||
592 | if (msg->tx_len < 3) { | |
593 | dev_err(dsi->dev, "wrong tx buf length %zu for long write\n", | |
594 | msg->tx_len); | |
595 | return -EINVAL; | |
596 | } | |
597 | ||
598 | while (DIV_ROUND_UP(len, pld_data_bytes)) { | |
599 | if (len < pld_data_bytes) { | |
600 | memcpy(&remainder, tx_buf, len); | |
601 | dsi_write(dsi, DSI_GEN_PLD_DATA, remainder); | |
602 | len = 0; | |
603 | } else { | |
604 | dsi_write(dsi, DSI_GEN_PLD_DATA, *tx_buf); | |
605 | tx_buf++; | |
606 | len -= pld_data_bytes; | |
607 | } | |
608 | ||
609 | ret = readx_poll_timeout(readl, dsi->base + DSI_CMD_PKT_STATUS, | |
610 | val, !(val & GEN_PLD_W_FULL), 1000, | |
611 | CMD_PKT_STATUS_TIMEOUT_US); | |
612 | if (ret < 0) { | |
613 | dev_err(dsi->dev, | |
614 | "failed to get available write payload FIFO\n"); | |
615 | return ret; | |
616 | } | |
617 | } | |
618 | ||
619 | return dw_mipi_dsi_gen_pkt_hdr_write(dsi, val); | |
620 | } | |
621 | ||
622 | static ssize_t dw_mipi_dsi_host_transfer(struct mipi_dsi_host *host, | |
623 | const struct mipi_dsi_msg *msg) | |
624 | { | |
625 | struct dw_mipi_dsi *dsi = host_to_dsi(host); | |
626 | int ret; | |
627 | ||
628 | switch (msg->type) { | |
629 | case MIPI_DSI_DCS_SHORT_WRITE: | |
630 | case MIPI_DSI_DCS_SHORT_WRITE_PARAM: | |
631 | case MIPI_DSI_SET_MAXIMUM_RETURN_PACKET_SIZE: | |
632 | ret = dw_mipi_dsi_dcs_short_write(dsi, msg); | |
633 | break; | |
634 | case MIPI_DSI_DCS_LONG_WRITE: | |
635 | ret = dw_mipi_dsi_dcs_long_write(dsi, msg); | |
636 | break; | |
637 | default: | |
638 | dev_err(dsi->dev, "unsupported message type\n"); | |
639 | ret = -EINVAL; | |
640 | } | |
641 | ||
642 | return ret; | |
643 | } | |
644 | ||
645 | static const struct mipi_dsi_host_ops dw_mipi_dsi_host_ops = { | |
646 | .attach = dw_mipi_dsi_host_attach, | |
647 | .detach = dw_mipi_dsi_host_detach, | |
648 | .transfer = dw_mipi_dsi_host_transfer, | |
649 | }; | |
650 | ||
651 | static void dw_mipi_dsi_video_mode_config(struct dw_mipi_dsi *dsi) | |
652 | { | |
653 | u32 val; | |
654 | ||
655 | val = VID_MODE_TYPE_BURST_SYNC_PULSES | ENABLE_LOW_POWER; | |
656 | ||
657 | dsi_write(dsi, DSI_VID_MODE_CFG, val); | |
658 | } | |
659 | ||
660 | static void dw_mipi_dsi_set_mode(struct dw_mipi_dsi *dsi, | |
661 | enum dw_mipi_dsi_mode mode) | |
662 | { | |
663 | if (mode == DW_MIPI_DSI_CMD_MODE) { | |
664 | dsi_write(dsi, DSI_PWR_UP, RESET); | |
665 | dsi_write(dsi, DSI_MODE_CFG, ENABLE_CMD_MODE); | |
666 | dsi_write(dsi, DSI_PWR_UP, POWERUP); | |
667 | } else { | |
668 | dsi_write(dsi, DSI_PWR_UP, RESET); | |
669 | dsi_write(dsi, DSI_MODE_CFG, ENABLE_VIDEO_MODE); | |
670 | dw_mipi_dsi_video_mode_config(dsi); | |
671 | dsi_write(dsi, DSI_PWR_UP, POWERUP); | |
672 | } | |
673 | } | |
674 | ||
675 | static void dw_mipi_dsi_disable(struct dw_mipi_dsi *dsi) | |
676 | { | |
677 | dsi_write(dsi, DSI_PWR_UP, RESET); | |
678 | dsi_write(dsi, DSI_PHY_RSTZ, PHY_RSTZ); | |
679 | } | |
680 | ||
681 | static void dw_mipi_dsi_init(struct dw_mipi_dsi *dsi) | |
682 | { | |
683 | dsi_write(dsi, DSI_PWR_UP, RESET); | |
684 | dsi_write(dsi, DSI_PHY_RSTZ, PHY_DISFORCEPLL | PHY_DISABLECLK | |
685 | | PHY_RSTZ | PHY_SHUTDOWNZ); | |
686 | dsi_write(dsi, DSI_CLKMGR_CFG, TO_CLK_DIVIDSION(10) | | |
687 | TX_ESC_CLK_DIVIDSION(7)); | |
688 | dsi_write(dsi, DSI_LPCLK_CTRL, PHY_TXREQUESTCLKHS); | |
689 | } | |
690 | ||
691 | static void dw_mipi_dsi_dpi_config(struct dw_mipi_dsi *dsi, | |
692 | struct drm_display_mode *mode) | |
693 | { | |
694 | u32 val = 0, color = 0; | |
695 | ||
696 | switch (dsi->format) { | |
697 | case MIPI_DSI_FMT_RGB888: | |
698 | color = DPI_COLOR_CODING_24BIT; | |
699 | break; | |
700 | case MIPI_DSI_FMT_RGB666: | |
701 | color = DPI_COLOR_CODING_18BIT_2 | EN18_LOOSELY; | |
702 | break; | |
703 | case MIPI_DSI_FMT_RGB666_PACKED: | |
704 | color = DPI_COLOR_CODING_18BIT_1; | |
705 | break; | |
706 | case MIPI_DSI_FMT_RGB565: | |
707 | color = DPI_COLOR_CODING_16BIT_1; | |
708 | break; | |
709 | } | |
710 | ||
711 | if (!(mode->flags & DRM_MODE_FLAG_PVSYNC)) | |
712 | val |= VSYNC_ACTIVE_LOW; | |
713 | if (!(mode->flags & DRM_MODE_FLAG_PHSYNC)) | |
714 | val |= HSYNC_ACTIVE_LOW; | |
715 | ||
716 | dsi_write(dsi, DSI_DPI_VCID, DPI_VID(dsi->channel)); | |
717 | dsi_write(dsi, DSI_DPI_COLOR_CODING, color); | |
718 | dsi_write(dsi, DSI_DPI_CFG_POL, val); | |
719 | dsi_write(dsi, DSI_DPI_LP_CMD_TIM, OUTVACT_LPCMD_TIME(4) | |
720 | | INVACT_LPCMD_TIME(4)); | |
721 | } | |
722 | ||
723 | static void dw_mipi_dsi_packet_handler_config(struct dw_mipi_dsi *dsi) | |
724 | { | |
725 | dsi_write(dsi, DSI_PCKHDL_CFG, EN_CRC_RX | EN_ECC_RX | EN_BTA); | |
726 | } | |
727 | ||
728 | static void dw_mipi_dsi_video_packet_config(struct dw_mipi_dsi *dsi, | |
729 | struct drm_display_mode *mode) | |
730 | { | |
731 | dsi_write(dsi, DSI_VID_PKT_SIZE, VID_PKT_SIZE(mode->hdisplay)); | |
732 | } | |
733 | ||
734 | static void dw_mipi_dsi_command_mode_config(struct dw_mipi_dsi *dsi) | |
735 | { | |
736 | dsi_write(dsi, DSI_TO_CNT_CFG, HSTX_TO_CNT(1000) | LPRX_TO_CNT(1000)); | |
737 | dsi_write(dsi, DSI_BTA_TO_CNT, 0xd00); | |
738 | dsi_write(dsi, DSI_CMD_MODE_CFG, CMD_MODE_ALL_LP); | |
739 | dsi_write(dsi, DSI_MODE_CFG, ENABLE_CMD_MODE); | |
740 | } | |
741 | ||
742 | /* Get lane byte clock cycles. */ | |
743 | static u32 dw_mipi_dsi_get_hcomponent_lbcc(struct dw_mipi_dsi *dsi, | |
744 | u32 hcomponent) | |
745 | { | |
746 | u32 frac, lbcc; | |
747 | ||
748 | lbcc = hcomponent * dsi->lane_mbps * MSEC_PER_SEC / 8; | |
749 | ||
750 | frac = lbcc % dsi->mode->clock; | |
751 | lbcc = lbcc / dsi->mode->clock; | |
752 | if (frac) | |
753 | lbcc++; | |
754 | ||
755 | return lbcc; | |
756 | } | |
757 | ||
758 | static void dw_mipi_dsi_line_timer_config(struct dw_mipi_dsi *dsi) | |
759 | { | |
760 | u32 htotal, hsa, hbp, lbcc; | |
761 | struct drm_display_mode *mode = dsi->mode; | |
762 | ||
763 | htotal = mode->htotal; | |
764 | hsa = mode->hsync_end - mode->hsync_start; | |
765 | hbp = mode->htotal - mode->hsync_end; | |
766 | ||
767 | lbcc = dw_mipi_dsi_get_hcomponent_lbcc(dsi, htotal); | |
768 | dsi_write(dsi, DSI_VID_HLINE_TIME, lbcc); | |
769 | ||
770 | lbcc = dw_mipi_dsi_get_hcomponent_lbcc(dsi, hsa); | |
771 | dsi_write(dsi, DSI_VID_HSA_TIME, lbcc); | |
772 | ||
773 | lbcc = dw_mipi_dsi_get_hcomponent_lbcc(dsi, hbp); | |
774 | dsi_write(dsi, DSI_VID_HBP_TIME, lbcc); | |
775 | } | |
776 | ||
777 | static void dw_mipi_dsi_vertical_timing_config(struct dw_mipi_dsi *dsi) | |
778 | { | |
779 | u32 vactive, vsa, vfp, vbp; | |
780 | struct drm_display_mode *mode = dsi->mode; | |
781 | ||
782 | vactive = mode->vdisplay; | |
783 | vsa = mode->vsync_end - mode->vsync_start; | |
784 | vfp = mode->vsync_start - mode->vdisplay; | |
785 | vbp = mode->vtotal - mode->vsync_end; | |
786 | ||
787 | dsi_write(dsi, DSI_VID_VACTIVE_LINES, vactive); | |
788 | dsi_write(dsi, DSI_VID_VSA_LINES, vsa); | |
789 | dsi_write(dsi, DSI_VID_VFP_LINES, vfp); | |
790 | dsi_write(dsi, DSI_VID_VBP_LINES, vbp); | |
791 | } | |
792 | ||
793 | static void dw_mipi_dsi_dphy_timing_config(struct dw_mipi_dsi *dsi) | |
794 | { | |
795 | dsi_write(dsi, DSI_PHY_TMR_CFG, PHY_HS2LP_TIME(0x40) | |
796 | | PHY_LP2HS_TIME(0x40) | MAX_RD_TIME(10000)); | |
797 | ||
798 | dsi_write(dsi, DSI_PHY_TMR_LPCLK_CFG, PHY_CLKHS2LP_TIME(0x40) | |
799 | | PHY_CLKLP2HS_TIME(0x40)); | |
800 | } | |
801 | ||
802 | static void dw_mipi_dsi_dphy_interface_config(struct dw_mipi_dsi *dsi) | |
803 | { | |
804 | dsi_write(dsi, DSI_PHY_IF_CFG, PHY_STOP_WAIT_TIME(0x20) | | |
805 | N_LANES(dsi->lanes)); | |
806 | } | |
807 | ||
808 | static void dw_mipi_dsi_clear_err(struct dw_mipi_dsi *dsi) | |
809 | { | |
810 | dsi_read(dsi, DSI_INT_ST0); | |
811 | dsi_read(dsi, DSI_INT_ST1); | |
812 | dsi_write(dsi, DSI_INT_MSK0, 0); | |
813 | dsi_write(dsi, DSI_INT_MSK1, 0); | |
814 | } | |
815 | ||
816 | static void dw_mipi_dsi_encoder_mode_set(struct drm_encoder *encoder, | |
817 | struct drm_display_mode *mode, | |
818 | struct drm_display_mode *adjusted_mode) | |
819 | { | |
820 | struct dw_mipi_dsi *dsi = encoder_to_dsi(encoder); | |
821 | int ret; | |
822 | ||
823 | dsi->mode = adjusted_mode; | |
824 | ||
825 | ret = dw_mipi_dsi_get_lane_bps(dsi); | |
826 | if (ret < 0) | |
827 | return; | |
828 | ||
829 | if (clk_prepare_enable(dsi->pclk)) { | |
830 | dev_err(dsi->dev, "%s: Failed to enable pclk\n", __func__); | |
831 | return; | |
832 | } | |
833 | ||
834 | dw_mipi_dsi_init(dsi); | |
835 | dw_mipi_dsi_dpi_config(dsi, mode); | |
836 | dw_mipi_dsi_packet_handler_config(dsi); | |
837 | dw_mipi_dsi_video_mode_config(dsi); | |
838 | dw_mipi_dsi_video_packet_config(dsi, mode); | |
839 | dw_mipi_dsi_command_mode_config(dsi); | |
840 | dw_mipi_dsi_line_timer_config(dsi); | |
841 | dw_mipi_dsi_vertical_timing_config(dsi); | |
842 | dw_mipi_dsi_dphy_timing_config(dsi); | |
843 | dw_mipi_dsi_dphy_interface_config(dsi); | |
844 | dw_mipi_dsi_clear_err(dsi); | |
845 | if (drm_panel_prepare(dsi->panel)) | |
846 | dev_err(dsi->dev, "failed to prepare panel\n"); | |
847 | ||
848 | clk_disable_unprepare(dsi->pclk); | |
849 | } | |
850 | ||
851 | static void dw_mipi_dsi_encoder_disable(struct drm_encoder *encoder) | |
852 | { | |
853 | struct dw_mipi_dsi *dsi = encoder_to_dsi(encoder); | |
854 | ||
855 | drm_panel_disable(dsi->panel); | |
856 | ||
857 | if (clk_prepare_enable(dsi->pclk)) { | |
858 | dev_err(dsi->dev, "%s: Failed to enable pclk\n", __func__); | |
859 | return; | |
860 | } | |
861 | ||
862 | dw_mipi_dsi_set_mode(dsi, DW_MIPI_DSI_CMD_MODE); | |
863 | drm_panel_unprepare(dsi->panel); | |
864 | dw_mipi_dsi_set_mode(dsi, DW_MIPI_DSI_VID_MODE); | |
865 | ||
866 | /* | |
867 | * This is necessary to make sure the peripheral will be driven | |
868 | * normally when the display is enabled again later. | |
869 | */ | |
870 | msleep(120); | |
871 | ||
872 | dw_mipi_dsi_set_mode(dsi, DW_MIPI_DSI_CMD_MODE); | |
873 | dw_mipi_dsi_disable(dsi); | |
874 | clk_disable_unprepare(dsi->pclk); | |
875 | } | |
876 | ||
877 | static bool dw_mipi_dsi_encoder_mode_fixup(struct drm_encoder *encoder, | |
878 | const struct drm_display_mode *mode, | |
879 | struct drm_display_mode *adjusted_mode) | |
880 | { | |
881 | return true; | |
882 | } | |
883 | ||
884 | static void dw_mipi_dsi_encoder_commit(struct drm_encoder *encoder) | |
885 | { | |
886 | struct dw_mipi_dsi *dsi = encoder_to_dsi(encoder); | |
887 | int mux = rockchip_drm_encoder_get_mux_id(dsi->dev->of_node, encoder); | |
888 | u32 interface_pix_fmt; | |
889 | u32 val; | |
890 | ||
891 | if (clk_prepare_enable(dsi->pclk)) { | |
892 | dev_err(dsi->dev, "%s: Failed to enable pclk\n", __func__); | |
893 | return; | |
894 | } | |
895 | ||
896 | dw_mipi_dsi_phy_init(dsi); | |
897 | dw_mipi_dsi_wait_for_two_frames(dsi); | |
898 | ||
899 | dw_mipi_dsi_set_mode(dsi, DW_MIPI_DSI_VID_MODE); | |
900 | drm_panel_enable(dsi->panel); | |
901 | ||
902 | clk_disable_unprepare(dsi->pclk); | |
903 | ||
904 | switch (dsi->format) { | |
905 | case MIPI_DSI_FMT_RGB888: | |
906 | interface_pix_fmt = ROCKCHIP_OUT_MODE_P888; | |
907 | break; | |
908 | case MIPI_DSI_FMT_RGB666: | |
909 | interface_pix_fmt = ROCKCHIP_OUT_MODE_P666; | |
910 | break; | |
911 | case MIPI_DSI_FMT_RGB565: | |
912 | interface_pix_fmt = ROCKCHIP_OUT_MODE_P565; | |
913 | break; | |
914 | default: | |
915 | WARN_ON(1); | |
916 | return; | |
917 | } | |
918 | ||
919 | rockchip_drm_crtc_mode_config(encoder->crtc, DRM_MODE_CONNECTOR_DSI, | |
920 | interface_pix_fmt); | |
921 | ||
922 | if (mux) | |
923 | val = DSI0_SEL_VOP_LIT | (DSI0_SEL_VOP_LIT << 16); | |
924 | else | |
925 | val = DSI0_SEL_VOP_LIT << 16; | |
926 | ||
927 | regmap_write(dsi->grf_regmap, GRF_SOC_CON6, val); | |
928 | dev_dbg(dsi->dev, "vop %s output to dsi0\n", (mux) ? "LIT" : "BIG"); | |
929 | } | |
930 | ||
931 | static struct drm_encoder_helper_funcs | |
932 | dw_mipi_dsi_encoder_helper_funcs = { | |
933 | .mode_fixup = dw_mipi_dsi_encoder_mode_fixup, | |
934 | .commit = dw_mipi_dsi_encoder_commit, | |
935 | .mode_set = dw_mipi_dsi_encoder_mode_set, | |
936 | .disable = dw_mipi_dsi_encoder_disable, | |
937 | }; | |
938 | ||
939 | static struct drm_encoder_funcs dw_mipi_dsi_encoder_funcs = { | |
940 | .destroy = drm_encoder_cleanup, | |
941 | }; | |
942 | ||
943 | static int dw_mipi_dsi_connector_get_modes(struct drm_connector *connector) | |
944 | { | |
945 | struct dw_mipi_dsi *dsi = con_to_dsi(connector); | |
946 | ||
947 | return drm_panel_get_modes(dsi->panel); | |
948 | } | |
949 | ||
950 | static enum drm_mode_status dw_mipi_dsi_mode_valid( | |
951 | struct drm_connector *connector, | |
952 | struct drm_display_mode *mode) | |
953 | { | |
954 | struct dw_mipi_dsi *dsi = con_to_dsi(connector); | |
955 | ||
956 | enum drm_mode_status mode_status = MODE_OK; | |
957 | ||
958 | if (dsi->pdata->mode_valid) | |
959 | mode_status = dsi->pdata->mode_valid(connector, mode); | |
960 | ||
961 | return mode_status; | |
962 | } | |
963 | ||
964 | static struct drm_encoder *dw_mipi_dsi_connector_best_encoder( | |
965 | struct drm_connector *connector) | |
966 | { | |
967 | struct dw_mipi_dsi *dsi = con_to_dsi(connector); | |
968 | ||
969 | return &dsi->encoder; | |
970 | } | |
971 | ||
972 | static struct drm_connector_helper_funcs dw_mipi_dsi_connector_helper_funcs = { | |
973 | .get_modes = dw_mipi_dsi_connector_get_modes, | |
974 | .mode_valid = dw_mipi_dsi_mode_valid, | |
975 | .best_encoder = dw_mipi_dsi_connector_best_encoder, | |
976 | }; | |
977 | ||
978 | static enum drm_connector_status | |
979 | dw_mipi_dsi_detect(struct drm_connector *connector, bool force) | |
980 | { | |
981 | return connector_status_connected; | |
982 | } | |
983 | ||
984 | static void dw_mipi_dsi_drm_connector_destroy(struct drm_connector *connector) | |
985 | { | |
986 | drm_connector_unregister(connector); | |
987 | drm_connector_cleanup(connector); | |
988 | } | |
989 | ||
990 | static struct drm_connector_funcs dw_mipi_dsi_atomic_connector_funcs = { | |
991 | .dpms = drm_atomic_helper_connector_dpms, | |
992 | .fill_modes = drm_helper_probe_single_connector_modes, | |
993 | .detect = dw_mipi_dsi_detect, | |
994 | .destroy = dw_mipi_dsi_drm_connector_destroy, | |
995 | .reset = drm_atomic_helper_connector_reset, | |
996 | .atomic_duplicate_state = drm_atomic_helper_connector_duplicate_state, | |
997 | .atomic_destroy_state = drm_atomic_helper_connector_destroy_state, | |
998 | }; | |
999 | ||
1000 | static int dw_mipi_dsi_register(struct drm_device *drm, | |
1001 | struct dw_mipi_dsi *dsi) | |
1002 | { | |
1003 | struct drm_encoder *encoder = &dsi->encoder; | |
1004 | struct drm_connector *connector = &dsi->connector; | |
1005 | struct device *dev = dsi->dev; | |
1006 | int ret; | |
1007 | ||
1008 | encoder->possible_crtcs = drm_of_find_possible_crtcs(drm, | |
1009 | dev->of_node); | |
1010 | /* | |
1011 | * If we failed to find the CRTC(s) which this encoder is | |
1012 | * supposed to be connected to, it's because the CRTC has | |
1013 | * not been registered yet. Defer probing, and hope that | |
1014 | * the required CRTC is added later. | |
1015 | */ | |
1016 | if (encoder->possible_crtcs == 0) | |
1017 | return -EPROBE_DEFER; | |
1018 | ||
1019 | drm_encoder_helper_add(&dsi->encoder, | |
1020 | &dw_mipi_dsi_encoder_helper_funcs); | |
1021 | ret = drm_encoder_init(drm, &dsi->encoder, &dw_mipi_dsi_encoder_funcs, | |
1022 | DRM_MODE_ENCODER_DSI, NULL); | |
1023 | if (ret) { | |
1024 | dev_err(dev, "Failed to initialize encoder with drm\n"); | |
1025 | return ret; | |
1026 | } | |
1027 | ||
1028 | drm_connector_helper_add(connector, | |
1029 | &dw_mipi_dsi_connector_helper_funcs); | |
1030 | ||
1031 | drm_connector_init(drm, &dsi->connector, | |
1032 | &dw_mipi_dsi_atomic_connector_funcs, | |
1033 | DRM_MODE_CONNECTOR_DSI); | |
1034 | ||
1035 | drm_mode_connector_attach_encoder(connector, encoder); | |
1036 | ||
1037 | return 0; | |
1038 | } | |
1039 | ||
1040 | static int rockchip_mipi_parse_dt(struct dw_mipi_dsi *dsi) | |
1041 | { | |
1042 | struct device_node *np = dsi->dev->of_node; | |
1043 | ||
1044 | dsi->grf_regmap = syscon_regmap_lookup_by_phandle(np, "rockchip,grf"); | |
1045 | if (IS_ERR(dsi->grf_regmap)) { | |
1046 | dev_err(dsi->dev, "Unable to get rockchip,grf\n"); | |
1047 | return PTR_ERR(dsi->grf_regmap); | |
1048 | } | |
1049 | ||
1050 | return 0; | |
1051 | } | |
1052 | ||
1053 | static enum drm_mode_status rk3288_mipi_dsi_mode_valid( | |
1054 | struct drm_connector *connector, | |
1055 | struct drm_display_mode *mode) | |
1056 | { | |
1057 | /* | |
1058 | * The VID_PKT_SIZE field in the DSI_VID_PKT_CFG | |
1059 | * register is 11-bit. | |
1060 | */ | |
1061 | if (mode->hdisplay > 0x7ff) | |
1062 | return MODE_BAD_HVALUE; | |
1063 | ||
1064 | /* | |
1065 | * The V_ACTIVE_LINES field in the DSI_VTIMING_CFG | |
1066 | * register is 11-bit. | |
1067 | */ | |
1068 | if (mode->vdisplay > 0x7ff) | |
1069 | return MODE_BAD_VVALUE; | |
1070 | ||
1071 | return MODE_OK; | |
1072 | } | |
1073 | ||
1074 | static struct dw_mipi_dsi_plat_data rk3288_mipi_dsi_drv_data = { | |
1075 | .max_data_lanes = 4, | |
1076 | .mode_valid = rk3288_mipi_dsi_mode_valid, | |
1077 | }; | |
1078 | ||
1079 | static const struct of_device_id dw_mipi_dsi_dt_ids[] = { | |
1080 | { | |
1081 | .compatible = "rockchip,rk3288-mipi-dsi", | |
1082 | .data = &rk3288_mipi_dsi_drv_data, | |
1083 | }, | |
1084 | { /* sentinel */ } | |
1085 | }; | |
1086 | MODULE_DEVICE_TABLE(of, dw_mipi_dsi_dt_ids); | |
1087 | ||
1088 | static int dw_mipi_dsi_bind(struct device *dev, struct device *master, | |
1089 | void *data) | |
1090 | { | |
1091 | const struct of_device_id *of_id = | |
1092 | of_match_device(dw_mipi_dsi_dt_ids, dev); | |
1093 | const struct dw_mipi_dsi_plat_data *pdata = of_id->data; | |
1094 | struct platform_device *pdev = to_platform_device(dev); | |
1095 | struct drm_device *drm = data; | |
1096 | struct dw_mipi_dsi *dsi; | |
1097 | struct resource *res; | |
1098 | int ret; | |
1099 | ||
1100 | dsi = devm_kzalloc(dev, sizeof(*dsi), GFP_KERNEL); | |
1101 | if (!dsi) | |
1102 | return -ENOMEM; | |
1103 | ||
1104 | dsi->dev = dev; | |
1105 | dsi->pdata = pdata; | |
1106 | ||
1107 | ret = rockchip_mipi_parse_dt(dsi); | |
1108 | if (ret) | |
1109 | return ret; | |
1110 | ||
1111 | res = platform_get_resource(pdev, IORESOURCE_MEM, 0); | |
1112 | if (!res) | |
1113 | return -ENODEV; | |
1114 | ||
1115 | dsi->base = devm_ioremap_resource(dev, res); | |
1116 | if (IS_ERR(dsi->base)) | |
1117 | return PTR_ERR(dsi->base); | |
1118 | ||
1119 | dsi->pllref_clk = devm_clk_get(dev, "ref"); | |
1120 | if (IS_ERR(dsi->pllref_clk)) { | |
1121 | ret = PTR_ERR(dsi->pllref_clk); | |
1122 | dev_err(dev, "Unable to get pll reference clock: %d\n", ret); | |
1123 | return ret; | |
1124 | } | |
1125 | ||
1126 | dsi->pclk = devm_clk_get(dev, "pclk"); | |
1127 | if (IS_ERR(dsi->pclk)) { | |
1128 | ret = PTR_ERR(dsi->pclk); | |
1129 | dev_err(dev, "Unable to get pclk: %d\n", ret); | |
1130 | return ret; | |
1131 | } | |
1132 | ||
1133 | ret = clk_prepare_enable(dsi->pllref_clk); | |
1134 | if (ret) { | |
1135 | dev_err(dev, "%s: Failed to enable pllref_clk\n", __func__); | |
1136 | return ret; | |
1137 | } | |
1138 | ||
1139 | ret = dw_mipi_dsi_register(drm, dsi); | |
1140 | if (ret) { | |
1141 | dev_err(dev, "Failed to register mipi_dsi: %d\n", ret); | |
1142 | goto err_pllref; | |
1143 | } | |
1144 | ||
1145 | dev_set_drvdata(dev, dsi); | |
1146 | ||
1147 | dsi->dsi_host.ops = &dw_mipi_dsi_host_ops; | |
1148 | dsi->dsi_host.dev = dev; | |
1149 | return mipi_dsi_host_register(&dsi->dsi_host); | |
1150 | ||
1151 | err_pllref: | |
1152 | clk_disable_unprepare(dsi->pllref_clk); | |
1153 | return ret; | |
1154 | } | |
1155 | ||
1156 | static void dw_mipi_dsi_unbind(struct device *dev, struct device *master, | |
1157 | void *data) | |
1158 | { | |
1159 | struct dw_mipi_dsi *dsi = dev_get_drvdata(dev); | |
1160 | ||
1161 | mipi_dsi_host_unregister(&dsi->dsi_host); | |
1162 | clk_disable_unprepare(dsi->pllref_clk); | |
1163 | } | |
1164 | ||
1165 | static const struct component_ops dw_mipi_dsi_ops = { | |
1166 | .bind = dw_mipi_dsi_bind, | |
1167 | .unbind = dw_mipi_dsi_unbind, | |
1168 | }; | |
1169 | ||
1170 | static int dw_mipi_dsi_probe(struct platform_device *pdev) | |
1171 | { | |
1172 | return component_add(&pdev->dev, &dw_mipi_dsi_ops); | |
1173 | } | |
1174 | ||
1175 | static int dw_mipi_dsi_remove(struct platform_device *pdev) | |
1176 | { | |
1177 | component_del(&pdev->dev, &dw_mipi_dsi_ops); | |
1178 | return 0; | |
1179 | } | |
1180 | ||
1181 | static struct platform_driver dw_mipi_dsi_driver = { | |
1182 | .probe = dw_mipi_dsi_probe, | |
1183 | .remove = dw_mipi_dsi_remove, | |
1184 | .driver = { | |
1185 | .of_match_table = dw_mipi_dsi_dt_ids, | |
1186 | .name = DRIVER_NAME, | |
1187 | }, | |
1188 | }; | |
1189 | module_platform_driver(dw_mipi_dsi_driver); | |
1190 | ||
1191 | MODULE_DESCRIPTION("ROCKCHIP MIPI DSI host controller driver"); | |
1192 | MODULE_AUTHOR("Chris Zhong <zyw@rock-chips.com>"); | |
1193 | MODULE_LICENSE("GPL"); | |
1194 | MODULE_ALIAS("platform:" DRIVER_NAME); |