projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm/vmwgfx: Hook up guest-backed contexts
[deliverable/linux.git] / drivers / gpu / drm / vmwgfx / vmwgfx_drv.c
CommitLineData
fb1d9738
JB		 1/**************************************************************************
2 *
3 * Copyright © 2009 VMware, Inc., Palo Alto, CA., USA
4 * All Rights Reserved.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the
8 * "Software"), to deal in the Software without restriction, including
9 * without limitation the rights to use, copy, modify, merge, publish,
10 * distribute, sub license, and/or sell copies of the Software, and to
11 * permit persons to whom the Software is furnished to do so, subject to
12 * the following conditions:
13 *
14 * The above copyright notice and this permission notice (including the
15 * next paragraph) shall be included in all copies or substantial portions
16 * of the Software.
17 *
18 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
19 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
20 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
21 * THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM,
22 * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
23 * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
24 * USE OR OTHER DEALINGS IN THE SOFTWARE.
25 *
26 **************************************************************************/
e0cd3608 27#include <linux/module.h>
fb1d9738 28
760285e7 29#include <drm/drmP.h>
fb1d9738 30#include "vmwgfx_drv.h"
760285e7
DH		 31#include <drm/ttm/ttm_placement.h>
32#include <drm/ttm/ttm_bo_driver.h>
33#include <drm/ttm/ttm_object.h>
34#include <drm/ttm/ttm_module.h>
d92d9851 35#include <linux/dma_remapping.h>
fb1d9738
JB		 36
37#define VMWGFX_DRIVER_NAME "vmwgfx"
38#define VMWGFX_DRIVER_DESC "Linux drm driver for VMware graphics devices"
39#define VMWGFX_CHIP_SVGAII 0
40#define VMW_FB_RESERVATION 0
41
eb4f923b
JB		 42#define VMW_MIN_INITIAL_WIDTH 800
43#define VMW_MIN_INITIAL_HEIGHT 600
44
45
fb1d9738
JB		 46/**
47 * Fully encoded drm commands. Might move to vmw_drm.h
48 */
49
50#define DRM_IOCTL_VMW_GET_PARAM \
51 DRM_IOWR(DRM_COMMAND_BASE + DRM_VMW_GET_PARAM, \
52 struct drm_vmw_getparam_arg)
53#define DRM_IOCTL_VMW_ALLOC_DMABUF \
54 DRM_IOWR(DRM_COMMAND_BASE + DRM_VMW_ALLOC_DMABUF, \
55 union drm_vmw_alloc_dmabuf_arg)
56#define DRM_IOCTL_VMW_UNREF_DMABUF \
57 DRM_IOW(DRM_COMMAND_BASE + DRM_VMW_UNREF_DMABUF, \
58 struct drm_vmw_unref_dmabuf_arg)
59#define DRM_IOCTL_VMW_CURSOR_BYPASS \
60 DRM_IOW(DRM_COMMAND_BASE + DRM_VMW_CURSOR_BYPASS, \
61 struct drm_vmw_cursor_bypass_arg)
62
63#define DRM_IOCTL_VMW_CONTROL_STREAM \
64 DRM_IOW(DRM_COMMAND_BASE + DRM_VMW_CONTROL_STREAM, \
65 struct drm_vmw_control_stream_arg)
66#define DRM_IOCTL_VMW_CLAIM_STREAM \
67 DRM_IOR(DRM_COMMAND_BASE + DRM_VMW_CLAIM_STREAM, \
68 struct drm_vmw_stream_arg)
69#define DRM_IOCTL_VMW_UNREF_STREAM \
70 DRM_IOW(DRM_COMMAND_BASE + DRM_VMW_UNREF_STREAM, \
71 struct drm_vmw_stream_arg)
72
73#define DRM_IOCTL_VMW_CREATE_CONTEXT \
74 DRM_IOR(DRM_COMMAND_BASE + DRM_VMW_CREATE_CONTEXT, \
75 struct drm_vmw_context_arg)
76#define DRM_IOCTL_VMW_UNREF_CONTEXT \
77 DRM_IOW(DRM_COMMAND_BASE + DRM_VMW_UNREF_CONTEXT, \
78 struct drm_vmw_context_arg)
79#define DRM_IOCTL_VMW_CREATE_SURFACE \
80 DRM_IOWR(DRM_COMMAND_BASE + DRM_VMW_CREATE_SURFACE, \
81 union drm_vmw_surface_create_arg)
82#define DRM_IOCTL_VMW_UNREF_SURFACE \
83 DRM_IOW(DRM_COMMAND_BASE + DRM_VMW_UNREF_SURFACE, \
84 struct drm_vmw_surface_arg)
85#define DRM_IOCTL_VMW_REF_SURFACE \
86 DRM_IOWR(DRM_COMMAND_BASE + DRM_VMW_REF_SURFACE, \
87 union drm_vmw_surface_reference_arg)
88#define DRM_IOCTL_VMW_EXECBUF \
89 DRM_IOW(DRM_COMMAND_BASE + DRM_VMW_EXECBUF, \
90 struct drm_vmw_execbuf_arg)
ae2a1040
TH		 91#define DRM_IOCTL_VMW_GET_3D_CAP \
92 DRM_IOW(DRM_COMMAND_BASE + DRM_VMW_GET_3D_CAP, \
93 struct drm_vmw_get_3d_cap_arg)
fb1d9738
JB		 94#define DRM_IOCTL_VMW_FENCE_WAIT \
95 DRM_IOWR(DRM_COMMAND_BASE + DRM_VMW_FENCE_WAIT, \
96 struct drm_vmw_fence_wait_arg)
ae2a1040
TH		 97#define DRM_IOCTL_VMW_FENCE_SIGNALED \
98 DRM_IOWR(DRM_COMMAND_BASE + DRM_VMW_FENCE_SIGNALED, \
99 struct drm_vmw_fence_signaled_arg)
100#define DRM_IOCTL_VMW_FENCE_UNREF \
101 DRM_IOW(DRM_COMMAND_BASE + DRM_VMW_FENCE_UNREF, \
102 struct drm_vmw_fence_arg)
57c5ee79
TH		 103#define DRM_IOCTL_VMW_FENCE_EVENT \
104 DRM_IOW(DRM_COMMAND_BASE + DRM_VMW_FENCE_EVENT, \
105 struct drm_vmw_fence_event_arg)
2fcd5a73
JB		 106#define DRM_IOCTL_VMW_PRESENT \
107 DRM_IOW(DRM_COMMAND_BASE + DRM_VMW_PRESENT, \
108 struct drm_vmw_present_arg)
109#define DRM_IOCTL_VMW_PRESENT_READBACK \
110 DRM_IOW(DRM_COMMAND_BASE + DRM_VMW_PRESENT_READBACK, \
111 struct drm_vmw_present_readback_arg)
cd2b89e7
TH		 112#define DRM_IOCTL_VMW_UPDATE_LAYOUT \
113 DRM_IOW(DRM_COMMAND_BASE + DRM_VMW_UPDATE_LAYOUT, \
114 struct drm_vmw_update_layout_arg)
fb1d9738
JB		 115
116/**
117 * The core DRM version of this macro doesn't account for
118 * DRM_COMMAND_BASE.
119 */
120
121#define VMW_IOCTL_DEF(ioctl, func, flags) \
1b2f1489 122 [DRM_IOCTL_NR(DRM_IOCTL_##ioctl) - DRM_COMMAND_BASE] = {DRM_##ioctl, flags, func, DRM_IOCTL_##ioctl}
fb1d9738
JB		 123
124/**
125 * Ioctl definitions.
126 */
127
baa70943 128static const struct drm_ioctl_desc vmw_ioctls[] = {
1b2f1489 129 VMW_IOCTL_DEF(VMW_GET_PARAM, vmw_getparam_ioctl,
e1f78003 130 DRM_AUTH | DRM_UNLOCKED),
1b2f1489 131 VMW_IOCTL_DEF(VMW_ALLOC_DMABUF, vmw_dmabuf_alloc_ioctl,
e1f78003 132 DRM_AUTH | DRM_UNLOCKED),
1b2f1489 133 VMW_IOCTL_DEF(VMW_UNREF_DMABUF, vmw_dmabuf_unref_ioctl,
e1f78003 134 DRM_AUTH | DRM_UNLOCKED),
1b2f1489 135 VMW_IOCTL_DEF(VMW_CURSOR_BYPASS,
e1f78003
TH		 136 vmw_kms_cursor_bypass_ioctl,
137 DRM_MASTER | DRM_CONTROL_ALLOW | DRM_UNLOCKED),
fb1d9738 138
1b2f1489 139 VMW_IOCTL_DEF(VMW_CONTROL_STREAM, vmw_overlay_ioctl,
e1f78003 140 DRM_MASTER | DRM_CONTROL_ALLOW | DRM_UNLOCKED),
1b2f1489 141 VMW_IOCTL_DEF(VMW_CLAIM_STREAM, vmw_stream_claim_ioctl,
e1f78003 142 DRM_MASTER | DRM_CONTROL_ALLOW | DRM_UNLOCKED),
1b2f1489 143 VMW_IOCTL_DEF(VMW_UNREF_STREAM, vmw_stream_unref_ioctl,
e1f78003 144 DRM_MASTER | DRM_CONTROL_ALLOW | DRM_UNLOCKED),
fb1d9738 145
1b2f1489 146 VMW_IOCTL_DEF(VMW_CREATE_CONTEXT, vmw_context_define_ioctl,
e1f78003 147 DRM_AUTH | DRM_UNLOCKED),
1b2f1489 148 VMW_IOCTL_DEF(VMW_UNREF_CONTEXT, vmw_context_destroy_ioctl,
e1f78003 149 DRM_AUTH | DRM_UNLOCKED),
1b2f1489 150 VMW_IOCTL_DEF(VMW_CREATE_SURFACE, vmw_surface_define_ioctl,
e1f78003 151 DRM_AUTH | DRM_UNLOCKED),
1b2f1489 152 VMW_IOCTL_DEF(VMW_UNREF_SURFACE, vmw_surface_destroy_ioctl,
e1f78003 153 DRM_AUTH | DRM_UNLOCKED),
1b2f1489 154 VMW_IOCTL_DEF(VMW_REF_SURFACE, vmw_surface_reference_ioctl,
e1f78003 155 DRM_AUTH | DRM_UNLOCKED),
1b2f1489 156 VMW_IOCTL_DEF(VMW_EXECBUF, vmw_execbuf_ioctl,
e1f78003 157 DRM_AUTH | DRM_UNLOCKED),
ae2a1040
TH		 158 VMW_IOCTL_DEF(VMW_FENCE_WAIT, vmw_fence_obj_wait_ioctl,
159 DRM_AUTH | DRM_UNLOCKED),
160 VMW_IOCTL_DEF(VMW_FENCE_SIGNALED,
161 vmw_fence_obj_signaled_ioctl,
162 DRM_AUTH | DRM_UNLOCKED),
163 VMW_IOCTL_DEF(VMW_FENCE_UNREF, vmw_fence_obj_unref_ioctl,
d8bd19d2 164 DRM_AUTH | DRM_UNLOCKED),
57c5ee79
TH		 165 VMW_IOCTL_DEF(VMW_FENCE_EVENT,
166 vmw_fence_event_ioctl,
167 DRM_AUTH | DRM_UNLOCKED),
f63f6a59
TH		 168 VMW_IOCTL_DEF(VMW_GET_3D_CAP, vmw_get_cap_3d_ioctl,
169 DRM_AUTH | DRM_UNLOCKED),
2fcd5a73
JB		 170
171 /* these allow direct access to the framebuffers mark as master only */
172 VMW_IOCTL_DEF(VMW_PRESENT, vmw_present_ioctl,
173 DRM_MASTER | DRM_AUTH | DRM_UNLOCKED),
174 VMW_IOCTL_DEF(VMW_PRESENT_READBACK,
175 vmw_present_readback_ioctl,
176 DRM_MASTER | DRM_AUTH | DRM_UNLOCKED),
cd2b89e7
TH		 177 VMW_IOCTL_DEF(VMW_UPDATE_LAYOUT,
178 vmw_kms_update_layout_ioctl,
179 DRM_MASTER | DRM_UNLOCKED),
fb1d9738
JB		 180};
181
182static struct pci_device_id vmw_pci_id_list[] = {
183 {0x15ad, 0x0405, PCI_ANY_ID, PCI_ANY_ID, 0, 0, VMWGFX_CHIP_SVGAII},
184 {0, 0, 0}
185};
c4903429 186MODULE_DEVICE_TABLE(pci, vmw_pci_id_list);
fb1d9738 187
5d2afab9 188static int enable_fbdev = IS_ENABLED(CONFIG_DRM_VMWGFX_FBCON);
d92d9851
TH		 189static int vmw_force_iommu;
190static int vmw_restrict_iommu;
191static int vmw_force_coherent;
0d00c488 192static int vmw_restrict_dma_mask;
fb1d9738
JB		 193
194static int vmw_probe(struct pci_dev *, const struct pci_device_id *);
195static void vmw_master_init(struct vmw_master *);
d9f36a00
TH		 196static int vmwgfx_pm_notifier(struct notifier_block *nb, unsigned long val,
197 void *ptr);
fb1d9738 198
30c78bb8
TH		 199MODULE_PARM_DESC(enable_fbdev, "Enable vmwgfx fbdev");
200module_param_named(enable_fbdev, enable_fbdev, int, 0600);
d92d9851
TH		 201MODULE_PARM_DESC(force_dma_api, "Force using the DMA API for TTM pages");
202module_param_named(force_dma_api, vmw_force_iommu, int, 0600);
203MODULE_PARM_DESC(restrict_iommu, "Try to limit IOMMU usage for TTM pages");
204module_param_named(restrict_iommu, vmw_restrict_iommu, int, 0600);
205MODULE_PARM_DESC(force_coherent, "Force coherent TTM pages");
206module_param_named(force_coherent, vmw_force_coherent, int, 0600);
0d00c488
TH		 207MODULE_PARM_DESC(restrict_dma_mask, "Restrict DMA mask to 44 bits with IOMMU");
208module_param_named(restrict_dma_mask, vmw_restrict_dma_mask, int, 0600);
d92d9851 209
30c78bb8 210
fb1d9738
JB		 211static void vmw_print_capabilities(uint32_t capabilities)
212{
213 DRM_INFO("Capabilities:\n");
214 if (capabilities & SVGA_CAP_RECT_COPY)
215 DRM_INFO(" Rect copy.\n");
216 if (capabilities & SVGA_CAP_CURSOR)
217 DRM_INFO(" Cursor.\n");
218 if (capabilities & SVGA_CAP_CURSOR_BYPASS)
219 DRM_INFO(" Cursor bypass.\n");
220 if (capabilities & SVGA_CAP_CURSOR_BYPASS_2)
221 DRM_INFO(" Cursor bypass 2.\n");
222 if (capabilities & SVGA_CAP_8BIT_EMULATION)
223 DRM_INFO(" 8bit emulation.\n");
224 if (capabilities & SVGA_CAP_ALPHA_CURSOR)
225 DRM_INFO(" Alpha cursor.\n");
226 if (capabilities & SVGA_CAP_3D)
227 DRM_INFO(" 3D.\n");
228 if (capabilities & SVGA_CAP_EXTENDED_FIFO)
229 DRM_INFO(" Extended Fifo.\n");
230 if (capabilities & SVGA_CAP_MULTIMON)
231 DRM_INFO(" Multimon.\n");
232 if (capabilities & SVGA_CAP_PITCHLOCK)
233 DRM_INFO(" Pitchlock.\n");
234 if (capabilities & SVGA_CAP_IRQMASK)
235 DRM_INFO(" Irq mask.\n");
236 if (capabilities & SVGA_CAP_DISPLAY_TOPOLOGY)
237 DRM_INFO(" Display Topology.\n");
238 if (capabilities & SVGA_CAP_GMR)
239 DRM_INFO(" GMR.\n");
240 if (capabilities & SVGA_CAP_TRACES)
241 DRM_INFO(" Traces.\n");
dcca2862
TH		 242 if (capabilities & SVGA_CAP_GMR2)
243 DRM_INFO(" GMR2.\n");
244 if (capabilities & SVGA_CAP_SCREEN_OBJECT_2)
245 DRM_INFO(" Screen Object 2.\n");
c1234db7
TH		 246 if (capabilities & SVGA_CAP_COMMAND_BUFFERS)
247 DRM_INFO(" Command Buffers.\n");
248 if (capabilities & SVGA_CAP_CMD_BUFFERS_2)
249 DRM_INFO(" Command Buffers 2.\n");
250 if (capabilities & SVGA_CAP_GBOBJECTS)
251 DRM_INFO(" Guest Backed Resources.\n");
fb1d9738
JB		 252}
253
e2fa3a76
TH		 254
255/**
256 * vmw_execbuf_prepare_dummy_query - Initialize a query result structure at
257 * the start of a buffer object.
258 *
259 * @dev_priv: The device private structure.
260 *
261 * This function will idle the buffer using an uninterruptible wait, then
262 * map the first page and initialize a pending occlusion query result structure,
263 * Finally it will unmap the buffer.
264 *
265 * TODO: Since we're only mapping a single page, we should optimize the map
266 * to use kmap_atomic / iomap_atomic.
267 */
268static void vmw_dummy_query_bo_prepare(struct vmw_private *dev_priv)
269{
270 struct ttm_bo_kmap_obj map;
271 volatile SVGA3dQueryResult *result;
272 bool dummy;
273 int ret;
274 struct ttm_bo_device *bdev = &dev_priv->bdev;
275 struct ttm_buffer_object *bo = dev_priv->dummy_query_bo;
276
277 ttm_bo_reserve(bo, false, false, false, 0);
278 spin_lock(&bdev->fence_lock);
1717c0e2 279 ret = ttm_bo_wait(bo, false, false, false);
e2fa3a76
TH		 280 spin_unlock(&bdev->fence_lock);
281 if (unlikely(ret != 0))
282 (void) vmw_fallback_wait(dev_priv, false, true, 0, false,
283 10*HZ);
284
285 ret = ttm_bo_kmap(bo, 0, 1, &map);
286 if (likely(ret == 0)) {
287 result = ttm_kmap_obj_virtual(&map, &dummy);
288 result->totalSize = sizeof(*result);
289 result->state = SVGA3D_QUERYSTATE_PENDING;
290 result->result32 = 0xff;
291 ttm_bo_kunmap(&map);
292 } else
293 DRM_ERROR("Dummy query buffer map failed.\n");
294 ttm_bo_unreserve(bo);
295}
296
297
298/**
299 * vmw_dummy_query_bo_create - create a bo to hold a dummy query result
300 *
301 * @dev_priv: A device private structure.
302 *
303 * This function creates a small buffer object that holds the query
304 * result for dummy queries emitted as query barriers.
305 * No interruptible waits are done within this function.
306 *
307 * Returns an error if bo creation fails.
308 */
309static int vmw_dummy_query_bo_create(struct vmw_private *dev_priv)
310{
311 return ttm_bo_create(&dev_priv->bdev,
312 PAGE_SIZE,
313 ttm_bo_type_device,
314 &vmw_vram_sys_placement,
0b91c4a1 315 0, false, NULL,
e2fa3a76
TH		 316 &dev_priv->dummy_query_bo);
317}
318
319
fb1d9738
JB		 320static int vmw_request_device(struct vmw_private *dev_priv)
321{
322 int ret;
323
fb1d9738
JB		 324 ret = vmw_fifo_init(dev_priv, &dev_priv->fifo);
325 if (unlikely(ret != 0)) {
326 DRM_ERROR("Unable to initialize FIFO.\n");
327 return ret;
328 }
ae2a1040 329 vmw_fence_fifo_up(dev_priv->fman);
3530bdc3
TH		 330 if (dev_priv->has_mob) {
331 ret = vmw_otables_setup(dev_priv);
332 if (unlikely(ret != 0)) {
333 DRM_ERROR("Unable to initialize "
334 "guest Memory OBjects.\n");
335 goto out_no_mob;
336 }
337 }
e2fa3a76
TH		 338 ret = vmw_dummy_query_bo_create(dev_priv);
339 if (unlikely(ret != 0))
340 goto out_no_query_bo;
341 vmw_dummy_query_bo_prepare(dev_priv);
fb1d9738
JB		 342
343 return 0;
e2fa3a76
TH		 344
345out_no_query_bo:
3530bdc3
TH		 346 if (dev_priv->has_mob)
347 vmw_otables_takedown(dev_priv);
348out_no_mob:
e2fa3a76
TH		 349 vmw_fence_fifo_down(dev_priv->fman);
350 vmw_fifo_release(dev_priv, &dev_priv->fifo);
351 return ret;
fb1d9738
JB		 352}
353
354static void vmw_release_device(struct vmw_private *dev_priv)
355{
e2fa3a76
TH		 356 /*
357 * Previous destructions should've released
358 * the pinned bo.
359 */
360
361 BUG_ON(dev_priv->pinned_bo != NULL);
362
363 ttm_bo_unref(&dev_priv->dummy_query_bo);
3530bdc3
TH		 364 if (dev_priv->has_mob)
365 vmw_otables_takedown(dev_priv);
ae2a1040 366 vmw_fence_fifo_down(dev_priv->fman);
fb1d9738 367 vmw_fifo_release(dev_priv, &dev_priv->fifo);
30c78bb8
TH		 368}
369
3530bdc3 370
05730b32
TH		 371/**
372 * Increase the 3d resource refcount.
373 * If the count was prevously zero, initialize the fifo, switching to svga
374 * mode. Note that the master holds a ref as well, and may request an
375 * explicit switch to svga mode if fb is not running, using @unhide_svga.
376 */
377int vmw_3d_resource_inc(struct vmw_private *dev_priv,
378 bool unhide_svga)
30c78bb8
TH		 379{
380 int ret = 0;
381
382 mutex_lock(&dev_priv->release_mutex);
383 if (unlikely(dev_priv->num_3d_resources++ == 0)) {
384 ret = vmw_request_device(dev_priv);
385 if (unlikely(ret != 0))
386 --dev_priv->num_3d_resources;
05730b32
TH		 387 } else if (unhide_svga) {
388 mutex_lock(&dev_priv->hw_mutex);
389 vmw_write(dev_priv, SVGA_REG_ENABLE,
390 vmw_read(dev_priv, SVGA_REG_ENABLE) &
391 ~SVGA_REG_ENABLE_HIDE);
392 mutex_unlock(&dev_priv->hw_mutex);
30c78bb8 393 }
05730b32 394
30c78bb8
TH		 395 mutex_unlock(&dev_priv->release_mutex);
396 return ret;
fb1d9738
JB		 397}
398
05730b32
TH		 399/**
400 * Decrease the 3d resource refcount.
401 * If the count reaches zero, disable the fifo, switching to vga mode.
402 * Note that the master holds a refcount as well, and may request an
403 * explicit switch to vga mode when it releases its refcount to account
404 * for the situation of an X server vt switch to VGA with 3d resources
405 * active.
406 */
407void vmw_3d_resource_dec(struct vmw_private *dev_priv,
408 bool hide_svga)
30c78bb8
TH		 409{
410 int32_t n3d;
411
412 mutex_lock(&dev_priv->release_mutex);
413 if (unlikely(--dev_priv->num_3d_resources == 0))
414 vmw_release_device(dev_priv);
05730b32
TH		 415 else if (hide_svga) {
416 mutex_lock(&dev_priv->hw_mutex);
417 vmw_write(dev_priv, SVGA_REG_ENABLE,
418 vmw_read(dev_priv, SVGA_REG_ENABLE) |
419 SVGA_REG_ENABLE_HIDE);
420 mutex_unlock(&dev_priv->hw_mutex);
421 }
422
30c78bb8
TH		 423 n3d = (int32_t) dev_priv->num_3d_resources;
424 mutex_unlock(&dev_priv->release_mutex);
425
426 BUG_ON(n3d < 0);
427}
428
eb4f923b
JB		 429/**
430 * Sets the initial_[width|height] fields on the given vmw_private.
431 *
432 * It does so by reading SVGA_REG_[WIDTH|HEIGHT] regs and then
67d4a87b
TH		 433 * clamping the value to fb_max_[width|height] fields and the
434 * VMW_MIN_INITIAL_[WIDTH|HEIGHT].
435 * If the values appear to be invalid, set them to
eb4f923b
JB		 436 * VMW_MIN_INITIAL_[WIDTH|HEIGHT].
437 */
438static void vmw_get_initial_size(struct vmw_private *dev_priv)
439{
440 uint32_t width;
441 uint32_t height;
442
443 width = vmw_read(dev_priv, SVGA_REG_WIDTH);
444 height = vmw_read(dev_priv, SVGA_REG_HEIGHT);
445
446 width = max_t(uint32_t, width, VMW_MIN_INITIAL_WIDTH);
eb4f923b 447 height = max_t(uint32_t, height, VMW_MIN_INITIAL_HEIGHT);
67d4a87b
TH		 448
449 if (width > dev_priv->fb_max_width ||
450 height > dev_priv->fb_max_height) {
451
452 /*
453 * This is a host error and shouldn't occur.
454 */
455
456 width = VMW_MIN_INITIAL_WIDTH;
457 height = VMW_MIN_INITIAL_HEIGHT;
458 }
eb4f923b
JB		 459
460 dev_priv->initial_width = width;
461 dev_priv->initial_height = height;
462}
463
d92d9851
TH		 464/**
465 * vmw_dma_select_mode - Determine how DMA mappings should be set up for this
466 * system.
467 *
468 * @dev_priv: Pointer to a struct vmw_private
469 *
470 * This functions tries to determine the IOMMU setup and what actions
471 * need to be taken by the driver to make system pages visible to the
472 * device.
473 * If this function decides that DMA is not possible, it returns -EINVAL.
474 * The driver may then try to disable features of the device that require
475 * DMA.
476 */
477static int vmw_dma_select_mode(struct vmw_private *dev_priv)
478{
d92d9851
TH		 479 static const char *names[vmw_dma_map_max] = {
480 [vmw_dma_phys] = "Using physical TTM page addresses.",
481 [vmw_dma_alloc_coherent] = "Using coherent TTM pages.",
482 [vmw_dma_map_populate] = "Keeping DMA mappings.",
483 [vmw_dma_map_bind] = "Giving up DMA mappings early."};
e14cd953
TH		 484#ifdef CONFIG_X86
485 const struct dma_map_ops *dma_ops = get_dma_ops(dev_priv->dev->dev);
d92d9851
TH		 486
487#ifdef CONFIG_INTEL_IOMMU
488 if (intel_iommu_enabled) {
489 dev_priv->map_mode = vmw_dma_map_populate;
490 goto out_fixup;
491 }
492#endif
493
494 if (!(vmw_force_iommu || vmw_force_coherent)) {
495 dev_priv->map_mode = vmw_dma_phys;
496 DRM_INFO("DMA map mode: %s\n", names[dev_priv->map_mode]);
497 return 0;
498 }
499
500 dev_priv->map_mode = vmw_dma_map_populate;
501
502 if (dma_ops->sync_single_for_cpu)
503 dev_priv->map_mode = vmw_dma_alloc_coherent;
504#ifdef CONFIG_SWIOTLB
505 if (swiotlb_nr_tbl() == 0)
506 dev_priv->map_mode = vmw_dma_map_populate;
507#endif
508
21136946 509#ifdef CONFIG_INTEL_IOMMU
d92d9851 510out_fixup:
21136946 511#endif
d92d9851
TH		 512 if (dev_priv->map_mode == vmw_dma_map_populate &&
513 vmw_restrict_iommu)
514 dev_priv->map_mode = vmw_dma_map_bind;
515
516 if (vmw_force_coherent)
517 dev_priv->map_mode = vmw_dma_alloc_coherent;
518
519#if !defined(CONFIG_SWIOTLB) && !defined(CONFIG_INTEL_IOMMU)
520 /*
521 * No coherent page pool
522 */
523 if (dev_priv->map_mode == vmw_dma_alloc_coherent)
524 return -EINVAL;
525#endif
526
e14cd953
TH		 527#else /* CONFIG_X86 */
528 dev_priv->map_mode = vmw_dma_map_populate;
529#endif /* CONFIG_X86 */
530
d92d9851
TH		 531 DRM_INFO("DMA map mode: %s\n", names[dev_priv->map_mode]);
532
533 return 0;
534}
535
0d00c488
TH		 536/**
537 * vmw_dma_masks - set required page- and dma masks
538 *
539 * @dev: Pointer to struct drm-device
540 *
541 * With 32-bit we can only handle 32 bit PFNs. Optionally set that
542 * restriction also for 64-bit systems.
543 */
544#ifdef CONFIG_INTEL_IOMMU
545static int vmw_dma_masks(struct vmw_private *dev_priv)
546{
547 struct drm_device *dev = dev_priv->dev;
548
549 if (intel_iommu_enabled &&
550 (sizeof(unsigned long) == 4 || vmw_restrict_dma_mask)) {
551 DRM_INFO("Restricting DMA addresses to 44 bits.\n");
552 return dma_set_mask(dev->dev, DMA_BIT_MASK(44));
553 }
554 return 0;
555}
556#else
557static int vmw_dma_masks(struct vmw_private *dev_priv)
558{
559 return 0;
560}
561#endif
562
fb1d9738
JB		 563static int vmw_driver_load(struct drm_device *dev, unsigned long chipset)
564{
565 struct vmw_private *dev_priv;
566 int ret;
c188660f 567 uint32_t svga_id;
c0951b79 568 enum vmw_res_type i;
d92d9851 569 bool refuse_dma = false;
fb1d9738
JB		 570
571 dev_priv = kzalloc(sizeof(*dev_priv), GFP_KERNEL);
572 if (unlikely(dev_priv == NULL)) {
573 DRM_ERROR("Failed allocating a device private struct.\n");
574 return -ENOMEM;
575 }
fb1d9738 576
466e69b8
DA		 577 pci_set_master(dev->pdev);
578
fb1d9738
JB		 579 dev_priv->dev = dev;
580 dev_priv->vmw_chipset = chipset;
6bcd8d3c 581 dev_priv->last_read_seqno = (uint32_t) -100;
fb1d9738
JB		 582 mutex_init(&dev_priv->hw_mutex);
583 mutex_init(&dev_priv->cmdbuf_mutex);
30c78bb8 584 mutex_init(&dev_priv->release_mutex);
fb1d9738 585 rwlock_init(&dev_priv->resource_lock);
c0951b79
TH		 586
587 for (i = vmw_res_context; i < vmw_res_max; ++i) {
588 idr_init(&dev_priv->res_idr[i]);
589 INIT_LIST_HEAD(&dev_priv->res_lru[i]);
590 }
591
fb1d9738
JB		 592 mutex_init(&dev_priv->init_mutex);
593 init_waitqueue_head(&dev_priv->fence_queue);
594 init_waitqueue_head(&dev_priv->fifo_queue);
4f73a96b 595 dev_priv->fence_queue_waiters = 0;
fb1d9738 596 atomic_set(&dev_priv->fifo_queue_waiters, 0);
c0951b79 597
5bb39e81 598 dev_priv->used_memory_size = 0;
fb1d9738
JB		 599
600 dev_priv->io_start = pci_resource_start(dev->pdev, 0);
601 dev_priv->vram_start = pci_resource_start(dev->pdev, 1);
602 dev_priv->mmio_start = pci_resource_start(dev->pdev, 2);
603
30c78bb8
TH		 604 dev_priv->enable_fb = enable_fbdev;
605
fb1d9738 606 mutex_lock(&dev_priv->hw_mutex);
c188660f
PH		 607
608 vmw_write(dev_priv, SVGA_REG_ID, SVGA_ID_2);
609 svga_id = vmw_read(dev_priv, SVGA_REG_ID);
610 if (svga_id != SVGA_ID_2) {
611 ret = -ENOSYS;
49625904 612 DRM_ERROR("Unsupported SVGA ID 0x%x\n", svga_id);
c188660f
PH		 613 mutex_unlock(&dev_priv->hw_mutex);
614 goto out_err0;
615 }
616
fb1d9738 617 dev_priv->capabilities = vmw_read(dev_priv, SVGA_REG_CAPABILITIES);
d92d9851
TH		 618 ret = vmw_dma_select_mode(dev_priv);
619 if (unlikely(ret != 0)) {
620 DRM_INFO("Restricting capabilities due to IOMMU setup.\n");
621 refuse_dma = true;
622 }
fb1d9738 623
5bb39e81
TH		 624 dev_priv->vram_size = vmw_read(dev_priv, SVGA_REG_VRAM_SIZE);
625 dev_priv->mmio_size = vmw_read(dev_priv, SVGA_REG_MEM_SIZE);
626 dev_priv->fb_max_width = vmw_read(dev_priv, SVGA_REG_MAX_WIDTH);
627 dev_priv->fb_max_height = vmw_read(dev_priv, SVGA_REG_MAX_HEIGHT);
eb4f923b
JB		 628
629 vmw_get_initial_size(dev_priv);
630
0d00c488 631 if (dev_priv->capabilities & SVGA_CAP_GMR2) {
fb1d9738
JB		 632 dev_priv->max_gmr_ids =
633 vmw_read(dev_priv, SVGA_REG_GMR_MAX_IDS);
fb17f189
TH		 634 dev_priv->max_gmr_pages =
635 vmw_read(dev_priv, SVGA_REG_GMRS_MAX_PAGES);
636 dev_priv->memory_size =
637 vmw_read(dev_priv, SVGA_REG_MEMORY_SIZE);
5bb39e81
TH		 638 dev_priv->memory_size -= dev_priv->vram_size;
639 } else {
640 /*
641 * An arbitrary limit of 512MiB on surface
642 * memory. But all HWV8 hardware supports GMR2.
643 */
644 dev_priv->memory_size = 512*1024*1024;
fb17f189 645 }
6da768aa
TH		 646 dev_priv->max_mob_pages = 0;
647 if (dev_priv->capabilities & SVGA_CAP_GBOBJECTS) {
648 uint64_t mem_size =
649 vmw_read(dev_priv,
650 SVGA_REG_SUGGESTED_GBOBJECT_MEM_SIZE_KB);
651
652 dev_priv->max_mob_pages = mem_size * 1024 / PAGE_SIZE;
afb0e50f
TH		 653 dev_priv->prim_bb_mem =
654 vmw_read(dev_priv,
655 SVGA_REG_MAX_PRIMARY_BOUNDING_BOX_MEM);
656 } else
657 dev_priv->prim_bb_mem = dev_priv->vram_size;
fb1d9738 658
0d00c488
TH		 659 ret = vmw_dma_masks(dev_priv);
660 if (unlikely(ret != 0))
661 goto out_err0;
662
afb0e50f
TH		 663 if (unlikely(dev_priv->prim_bb_mem < dev_priv->vram_size))
664 dev_priv->prim_bb_mem = dev_priv->vram_size;
bc2d6508 665
fb1d9738
JB		 666 mutex_unlock(&dev_priv->hw_mutex);
667
668 vmw_print_capabilities(dev_priv->capabilities);
669
0d00c488 670 if (dev_priv->capabilities & SVGA_CAP_GMR2) {
fb1d9738
JB		 671 DRM_INFO("Max GMR ids is %u\n",
672 (unsigned)dev_priv->max_gmr_ids);
fb17f189
TH		 673 DRM_INFO("Max number of GMR pages is %u\n",
674 (unsigned)dev_priv->max_gmr_pages);
5bb39e81
TH		 675 DRM_INFO("Max dedicated hypervisor surface memory is %u kiB\n",
676 (unsigned)dev_priv->memory_size / 1024);
fb17f189 677 }
bc2d6508
TH		 678 DRM_INFO("Maximum display memory size is %u kiB\n",
679 dev_priv->prim_bb_mem / 1024);
fb1d9738
JB		 680 DRM_INFO("VRAM at 0x%08x size is %u kiB\n",
681 dev_priv->vram_start, dev_priv->vram_size / 1024);
682 DRM_INFO("MMIO at 0x%08x size is %u kiB\n",
683 dev_priv->mmio_start, dev_priv->mmio_size / 1024);
684
685 ret = vmw_ttm_global_init(dev_priv);
686 if (unlikely(ret != 0))
687 goto out_err0;
688
689
690 vmw_master_init(&dev_priv->fbdev_master);
691 ttm_lock_set_kill(&dev_priv->fbdev_master.lock, false, SIGTERM);
692 dev_priv->active_master = &dev_priv->fbdev_master;
693
a2c06ee2 694
fb1d9738
JB		 695 ret = ttm_bo_device_init(&dev_priv->bdev,
696 dev_priv->bo_global_ref.ref.object,
697 &vmw_bo_driver, VMWGFX_FILE_PAGE_OFFSET,
698 false);
699 if (unlikely(ret != 0)) {
700 DRM_ERROR("Failed initializing TTM buffer object driver.\n");
701 goto out_err1;
702 }
703
704 ret = ttm_bo_init_mm(&dev_priv->bdev, TTM_PL_VRAM,
705 (dev_priv->vram_size >> PAGE_SHIFT));
706 if (unlikely(ret != 0)) {
707 DRM_ERROR("Failed initializing memory manager for VRAM.\n");
708 goto out_err2;
709 }
710
135cba0d 711 dev_priv->has_gmr = true;
d92d9851
TH		 712 if (((dev_priv->capabilities & (SVGA_CAP_GMR | SVGA_CAP_GMR2)) == 0) ||
713 refuse_dma || ttm_bo_init_mm(&dev_priv->bdev, VMW_PL_GMR,
6da768aa 714 VMW_PL_GMR) != 0) {
135cba0d
TH		 715 DRM_INFO("No GMR memory available. "
716 "Graphics memory resources are very limited.\n");
717 dev_priv->has_gmr = false;
718 }
719
6da768aa 720 if (dev_priv->capabilities & SVGA_CAP_GBOBJECTS) {
3530bdc3 721 dev_priv->has_mob = true;
6da768aa
TH		 722 if (ttm_bo_init_mm(&dev_priv->bdev, VMW_PL_MOB,
723 VMW_PL_MOB) != 0) {
724 DRM_INFO("No MOB memory available. "
725 "3D will be disabled.\n");
726 dev_priv->has_mob = false;
727 }
728 }
3530bdc3 729
247d36d7
AL		 730 dev_priv->mmio_mtrr = arch_phys_wc_add(dev_priv->mmio_start,
731 dev_priv->mmio_size);
fb1d9738
JB		 732
733 dev_priv->mmio_virt = ioremap_wc(dev_priv->mmio_start,
734 dev_priv->mmio_size);
735
736 if (unlikely(dev_priv->mmio_virt == NULL)) {
737 ret = -ENOMEM;
738 DRM_ERROR("Failed mapping MMIO.\n");
739 goto out_err3;
740 }
741
d7e1958d
JB		 742 /* Need mmio memory to check for fifo pitchlock cap. */
743 if (!(dev_priv->capabilities & SVGA_CAP_DISPLAY_TOPOLOGY) &&
744 !(dev_priv->capabilities & SVGA_CAP_PITCHLOCK) &&
745 !vmw_fifo_have_pitchlock(dev_priv)) {
746 ret = -ENOSYS;
747 DRM_ERROR("Hardware has no pitchlock\n");
748 goto out_err4;
749 }
750
fb1d9738 751 dev_priv->tdev = ttm_object_device_init
69977ff5 752 (dev_priv->mem_global_ref.object, 12, &vmw_prime_dmabuf_ops);
fb1d9738
JB		 753
754 if (unlikely(dev_priv->tdev == NULL)) {
755 DRM_ERROR("Unable to initialize TTM object management.\n");
756 ret = -ENOMEM;
757 goto out_err4;
758 }
759
760 dev->dev_private = dev_priv;
761
fb1d9738
JB		 762 ret = pci_request_regions(dev->pdev, "vmwgfx probe");
763 dev_priv->stealth = (ret != 0);
764 if (dev_priv->stealth) {
765 /**
766 * Request at least the mmio PCI resource.
767 */
768
769 DRM_INFO("It appears like vesafb is loaded. "
f2d12b8e 770 "Ignore above error if any.\n");
fb1d9738
JB		 771 ret = pci_request_region(dev->pdev, 2, "vmwgfx stealth probe");
772 if (unlikely(ret != 0)) {
773 DRM_ERROR("Failed reserving the SVGA MMIO resource.\n");
774 goto out_no_device;
775 }
fb1d9738 776 }
ae2a1040 777
506ff75c
TH		 778 if (dev_priv->capabilities & SVGA_CAP_IRQMASK) {
779 ret = drm_irq_install(dev);
780 if (ret != 0) {
781 DRM_ERROR("Failed installing irq: %d\n", ret);
782 goto out_no_irq;
783 }
784 }
785
ae2a1040 786 dev_priv->fman = vmw_fence_manager_init(dev_priv);
14bbf20c
WY		 787 if (unlikely(dev_priv->fman == NULL)) {
788 ret = -ENOMEM;
ae2a1040 789 goto out_no_fman;
14bbf20c 790 }
56d1c78d 791
56d1c78d 792 vmw_kms_save_vga(dev_priv);
56d1c78d
JB		 793
794 /* Start kms and overlay systems, needs fifo. */
7a1c2f6c
TH		 795 ret = vmw_kms_init(dev_priv);
796 if (unlikely(ret != 0))
797 goto out_no_kms;
f2d12b8e 798 vmw_overlay_init(dev_priv);
56d1c78d 799
30c78bb8 800 if (dev_priv->enable_fb) {
506ff75c
TH		 801 ret = vmw_3d_resource_inc(dev_priv, true);
802 if (unlikely(ret != 0))
803 goto out_no_fifo;
30c78bb8 804 vmw_fb_init(dev_priv);
7a1c2f6c
TH		 805 }
806
d9f36a00
TH		 807 dev_priv->pm_nb.notifier_call = vmwgfx_pm_notifier;
808 register_pm_notifier(&dev_priv->pm_nb);
809
fb1d9738
JB		 810 return 0;
811
506ff75c 812out_no_fifo:
56d1c78d
JB		 813 vmw_overlay_close(dev_priv);
814 vmw_kms_close(dev_priv);
815out_no_kms:
506ff75c 816 vmw_kms_restore_vga(dev_priv);
ae2a1040
TH		 817 vmw_fence_manager_takedown(dev_priv->fman);
818out_no_fman:
506ff75c
TH		 819 if (dev_priv->capabilities & SVGA_CAP_IRQMASK)
820 drm_irq_uninstall(dev_priv->dev);
821out_no_irq:
30c78bb8
TH		 822 if (dev_priv->stealth)
823 pci_release_region(dev->pdev, 2);
824 else
825 pci_release_regions(dev->pdev);
fb1d9738 826out_no_device:
fb1d9738
JB		 827 ttm_object_device_release(&dev_priv->tdev);
828out_err4:
829 iounmap(dev_priv->mmio_virt);
830out_err3:
247d36d7 831 arch_phys_wc_del(dev_priv->mmio_mtrr);
6da768aa
TH		 832 if (dev_priv->has_mob)
833 (void) ttm_bo_clean_mm(&dev_priv->bdev, VMW_PL_MOB);
135cba0d
TH		 834 if (dev_priv->has_gmr)
835 (void) ttm_bo_clean_mm(&dev_priv->bdev, VMW_PL_GMR);
fb1d9738
JB		 836 (void)ttm_bo_clean_mm(&dev_priv->bdev, TTM_PL_VRAM);
837out_err2:
838 (void)ttm_bo_device_release(&dev_priv->bdev);
839out_err1:
840 vmw_ttm_global_release(dev_priv);
841out_err0:
c0951b79
TH		 842 for (i = vmw_res_context; i < vmw_res_max; ++i)
843 idr_destroy(&dev_priv->res_idr[i]);
844
fb1d9738
JB		 845 kfree(dev_priv);
846 return ret;
847}
848
849static int vmw_driver_unload(struct drm_device *dev)
850{
851 struct vmw_private *dev_priv = vmw_priv(dev);
c0951b79 852 enum vmw_res_type i;
fb1d9738 853
d9f36a00
TH		 854 unregister_pm_notifier(&dev_priv->pm_nb);
855
c0951b79
TH		 856 if (dev_priv->ctx.res_ht_initialized)
857 drm_ht_remove(&dev_priv->ctx.res_ht);
be38ab6e
TH		 858 if (dev_priv->ctx.cmd_bounce)
859 vfree(dev_priv->ctx.cmd_bounce);
30c78bb8
TH		 860 if (dev_priv->enable_fb) {
861 vmw_fb_close(dev_priv);
862 vmw_kms_restore_vga(dev_priv);
05730b32 863 vmw_3d_resource_dec(dev_priv, false);
30c78bb8 864 }
f2d12b8e
TH		 865 vmw_kms_close(dev_priv);
866 vmw_overlay_close(dev_priv);
ae2a1040 867 vmw_fence_manager_takedown(dev_priv->fman);
506ff75c
TH		 868 if (dev_priv->capabilities & SVGA_CAP_IRQMASK)
869 drm_irq_uninstall(dev_priv->dev);
f2d12b8e 870 if (dev_priv->stealth)
fb1d9738 871 pci_release_region(dev->pdev, 2);
f2d12b8e
TH		 872 else
873 pci_release_regions(dev->pdev);
874
fb1d9738
JB		 875 ttm_object_device_release(&dev_priv->tdev);
876 iounmap(dev_priv->mmio_virt);
247d36d7 877 arch_phys_wc_del(dev_priv->mmio_mtrr);
6da768aa
TH		 878 if (dev_priv->has_mob)
879 (void) ttm_bo_clean_mm(&dev_priv->bdev, VMW_PL_MOB);
135cba0d
TH		 880 if (dev_priv->has_gmr)
881 (void)ttm_bo_clean_mm(&dev_priv->bdev, VMW_PL_GMR);
fb1d9738
JB		 882 (void)ttm_bo_clean_mm(&dev_priv->bdev, TTM_PL_VRAM);
883 (void)ttm_bo_device_release(&dev_priv->bdev);
884 vmw_ttm_global_release(dev_priv);
c0951b79
TH		 885
886 for (i = vmw_res_context; i < vmw_res_max; ++i)
887 idr_destroy(&dev_priv->res_idr[i]);
fb1d9738
JB		 888
889 kfree(dev_priv);
890
891 return 0;
892}
893
6b82ef50
TH		 894static void vmw_preclose(struct drm_device *dev,
895 struct drm_file *file_priv)
896{
897 struct vmw_fpriv *vmw_fp = vmw_fpriv(file_priv);
898 struct vmw_private *dev_priv = vmw_priv(dev);
899
900 vmw_event_fence_fpriv_gone(dev_priv->fman, &vmw_fp->fence_events);
901}
902
fb1d9738
JB		 903static void vmw_postclose(struct drm_device *dev,
904 struct drm_file *file_priv)
905{
906 struct vmw_fpriv *vmw_fp;
907
908 vmw_fp = vmw_fpriv(file_priv);
c4249855
TH		 909
910 if (vmw_fp->locked_master) {
911 struct vmw_master *vmaster =
912 vmw_master(vmw_fp->locked_master);
913
914 ttm_lock_set_kill(&vmaster->lock, true, SIGTERM);
915 ttm_vt_unlock(&vmaster->lock);
fb1d9738 916 drm_master_put(&vmw_fp->locked_master);
c4249855
TH		 917 }
918
919 ttm_object_file_release(&vmw_fp->tfile);
fb1d9738
JB		 920 kfree(vmw_fp);
921}
922
923static int vmw_driver_open(struct drm_device *dev, struct drm_file *file_priv)
924{
925 struct vmw_private *dev_priv = vmw_priv(dev);
926 struct vmw_fpriv *vmw_fp;
927 int ret = -ENOMEM;
928
929 vmw_fp = kzalloc(sizeof(*vmw_fp), GFP_KERNEL);
930 if (unlikely(vmw_fp == NULL))
931 return ret;
932
6b82ef50 933 INIT_LIST_HEAD(&vmw_fp->fence_events);
fb1d9738
JB		 934 vmw_fp->tfile = ttm_object_file_init(dev_priv->tdev, 10);
935 if (unlikely(vmw_fp->tfile == NULL))
936 goto out_no_tfile;
937
938 file_priv->driver_priv = vmw_fp;
949c4a34 939 dev_priv->bdev.dev_mapping = dev->dev_mapping;
fb1d9738
JB		 940
941 return 0;
942
943out_no_tfile:
944 kfree(vmw_fp);
945 return ret;
946}
947
948static long vmw_unlocked_ioctl(struct file *filp, unsigned int cmd,
949 unsigned long arg)
950{
951 struct drm_file *file_priv = filp->private_data;
952 struct drm_device *dev = file_priv->minor->dev;
953 unsigned int nr = DRM_IOCTL_NR(cmd);
fb1d9738
JB		 954
955 /*
e1f78003 956 * Do extra checking on driver private ioctls.
fb1d9738
JB		 957 */
958
959 if ((nr >= DRM_COMMAND_BASE) && (nr < DRM_COMMAND_END)
960 && (nr < DRM_COMMAND_BASE + dev->driver->num_ioctls)) {
baa70943 961 const struct drm_ioctl_desc *ioctl =
fb1d9738
JB		 962 &vmw_ioctls[nr - DRM_COMMAND_BASE];
963
2854eeda 964 if (unlikely(ioctl->cmd_drv != cmd)) {
fb1d9738
JB		 965 DRM_ERROR("Invalid command format, ioctl %d\n",
966 nr - DRM_COMMAND_BASE);
967 return -EINVAL;
968 }
fb1d9738
JB		 969 }
970
e1f78003 971 return drm_ioctl(filp, cmd, arg);
fb1d9738
JB		 972}
973
fb1d9738
JB		 974static void vmw_lastclose(struct drm_device *dev)
975{
fb1d9738
JB		 976 struct drm_crtc *crtc;
977 struct drm_mode_set set;
978 int ret;
979
fb1d9738
JB		 980 set.x = 0;
981 set.y = 0;
982 set.fb = NULL;
983 set.mode = NULL;
984 set.connectors = NULL;
985 set.num_connectors = 0;
986
987 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
988 set.crtc = crtc;
2d13b679 989 ret = drm_mode_set_config_internal(&set);
fb1d9738
JB		 990 WARN_ON(ret != 0);
991 }
992
993}
994
995static void vmw_master_init(struct vmw_master *vmaster)
996{
997 ttm_lock_init(&vmaster->lock);
3a939a5e
TH		 998 INIT_LIST_HEAD(&vmaster->fb_surf);
999 mutex_init(&vmaster->fb_surf_mutex);
fb1d9738
JB		 1000}
1001
1002static int vmw_master_create(struct drm_device *dev,
1003 struct drm_master *master)
1004{
1005 struct vmw_master *vmaster;
1006
fb1d9738
JB		 1007 vmaster = kzalloc(sizeof(*vmaster), GFP_KERNEL);
1008 if (unlikely(vmaster == NULL))
1009 return -ENOMEM;
1010
3a939a5e 1011 vmw_master_init(vmaster);
fb1d9738
JB		 1012 ttm_lock_set_kill(&vmaster->lock, true, SIGTERM);
1013 master->driver_priv = vmaster;
1014
1015 return 0;
1016}
1017
1018static void vmw_master_destroy(struct drm_device *dev,
1019 struct drm_master *master)
1020{
1021 struct vmw_master *vmaster = vmw_master(master);
1022
fb1d9738
JB		 1023 master->driver_priv = NULL;
1024 kfree(vmaster);
1025}
1026
1027
1028static int vmw_master_set(struct drm_device *dev,
1029 struct drm_file *file_priv,
1030 bool from_open)
1031{
1032 struct vmw_private *dev_priv = vmw_priv(dev);
1033 struct vmw_fpriv *vmw_fp = vmw_fpriv(file_priv);
1034 struct vmw_master *active = dev_priv->active_master;
1035 struct vmw_master *vmaster = vmw_master(file_priv->master);
1036 int ret = 0;
1037
30c78bb8 1038 if (!dev_priv->enable_fb) {
05730b32 1039 ret = vmw_3d_resource_inc(dev_priv, true);
30c78bb8
TH		 1040 if (unlikely(ret != 0))
1041 return ret;
1042 vmw_kms_save_vga(dev_priv);
1043 mutex_lock(&dev_priv->hw_mutex);
1044 vmw_write(dev_priv, SVGA_REG_TRACES, 0);
1045 mutex_unlock(&dev_priv->hw_mutex);
1046 }
1047
fb1d9738
JB		 1048 if (active) {
1049 BUG_ON(active != &dev_priv->fbdev_master);
1050 ret = ttm_vt_lock(&active->lock, false, vmw_fp->tfile);
1051 if (unlikely(ret != 0))
1052 goto out_no_active_lock;
1053
1054 ttm_lock_set_kill(&active->lock, true, SIGTERM);
1055 ret = ttm_bo_evict_mm(&dev_priv->bdev, TTM_PL_VRAM);
1056 if (unlikely(ret != 0)) {
1057 DRM_ERROR("Unable to clean VRAM on "
1058 "master drop.\n");
1059 }
1060
1061 dev_priv->active_master = NULL;
1062 }
1063
1064 ttm_lock_set_kill(&vmaster->lock, false, SIGTERM);
1065 if (!from_open) {
1066 ttm_vt_unlock(&vmaster->lock);
1067 BUG_ON(vmw_fp->locked_master != file_priv->master);
1068 drm_master_put(&vmw_fp->locked_master);
1069 }
1070
1071 dev_priv->active_master = vmaster;
1072
1073 return 0;
1074
1075out_no_active_lock:
30c78bb8 1076 if (!dev_priv->enable_fb) {
ba723fe8
TH		 1077 vmw_kms_restore_vga(dev_priv);
1078 vmw_3d_resource_dec(dev_priv, true);
30c78bb8
TH		 1079 mutex_lock(&dev_priv->hw_mutex);
1080 vmw_write(dev_priv, SVGA_REG_TRACES, 1);
1081 mutex_unlock(&dev_priv->hw_mutex);
30c78bb8 1082 }
fb1d9738
JB		 1083 return ret;
1084}
1085
1086static void vmw_master_drop(struct drm_device *dev,
1087 struct drm_file *file_priv,
1088 bool from_release)
1089{
1090 struct vmw_private *dev_priv = vmw_priv(dev);
1091 struct vmw_fpriv *vmw_fp = vmw_fpriv(file_priv);
1092 struct vmw_master *vmaster = vmw_master(file_priv->master);
1093 int ret;
1094
fb1d9738
JB		 1095 /**
1096 * Make sure the master doesn't disappear while we have
1097 * it locked.
1098 */
1099
1100 vmw_fp->locked_master = drm_master_get(file_priv->master);
1101 ret = ttm_vt_lock(&vmaster->lock, false, vmw_fp->tfile);
fb1d9738
JB		 1102 if (unlikely((ret != 0))) {
1103 DRM_ERROR("Unable to lock TTM at VT switch.\n");
1104 drm_master_put(&vmw_fp->locked_master);
1105 }
1106
c4249855
TH		 1107 ttm_lock_set_kill(&vmaster->lock, false, SIGTERM);
1108 vmw_execbuf_release_pinned_bo(dev_priv);
fb1d9738 1109
30c78bb8
TH		 1110 if (!dev_priv->enable_fb) {
1111 ret = ttm_bo_evict_mm(&dev_priv->bdev, TTM_PL_VRAM);
1112 if (unlikely(ret != 0))
1113 DRM_ERROR("Unable to clean VRAM on master drop.\n");
ba723fe8
TH		 1114 vmw_kms_restore_vga(dev_priv);
1115 vmw_3d_resource_dec(dev_priv, true);
30c78bb8
TH		 1116 mutex_lock(&dev_priv->hw_mutex);
1117 vmw_write(dev_priv, SVGA_REG_TRACES, 1);
1118 mutex_unlock(&dev_priv->hw_mutex);
30c78bb8
TH		 1119 }
1120
fb1d9738
JB		 1121 dev_priv->active_master = &dev_priv->fbdev_master;
1122 ttm_lock_set_kill(&dev_priv->fbdev_master.lock, false, SIGTERM);
1123 ttm_vt_unlock(&dev_priv->fbdev_master.lock);
1124
30c78bb8
TH		 1125 if (dev_priv->enable_fb)
1126 vmw_fb_on(dev_priv);
fb1d9738
JB		 1127}
1128
1129
1130static void vmw_remove(struct pci_dev *pdev)
1131{
1132 struct drm_device *dev = pci_get_drvdata(pdev);
1133
1134 drm_put_dev(dev);
1135}
1136
d9f36a00
TH		 1137static int vmwgfx_pm_notifier(struct notifier_block *nb, unsigned long val,
1138 void *ptr)
1139{
1140 struct vmw_private *dev_priv =
1141 container_of(nb, struct vmw_private, pm_nb);
1142 struct vmw_master *vmaster = dev_priv->active_master;
1143
1144 switch (val) {
1145 case PM_HIBERNATION_PREPARE:
1146 case PM_SUSPEND_PREPARE:
1147 ttm_suspend_lock(&vmaster->lock);
1148
1149 /**
1150 * This empties VRAM and unbinds all GMR bindings.
1151 * Buffer contents is moved to swappable memory.
1152 */
c0951b79
TH		 1153 vmw_execbuf_release_pinned_bo(dev_priv);
1154 vmw_resource_evict_all(dev_priv);
d9f36a00 1155 ttm_bo_swapout_all(&dev_priv->bdev);
094e0fa8 1156
d9f36a00
TH		 1157 break;
1158 case PM_POST_HIBERNATION:
1159 case PM_POST_SUSPEND:
094e0fa8 1160 case PM_POST_RESTORE:
d9f36a00 1161 ttm_suspend_unlock(&vmaster->lock);
094e0fa8 1162
d9f36a00
TH		 1163 break;
1164 case PM_RESTORE_PREPARE:
1165 break;
d9f36a00
TH		 1166 default:
1167 break;
1168 }
1169 return 0;
1170}
1171
1172/**
1173 * These might not be needed with the virtual SVGA device.
1174 */
1175
7fbd721a 1176static int vmw_pci_suspend(struct pci_dev *pdev, pm_message_t state)
d9f36a00 1177{
094e0fa8
TH		 1178 struct drm_device *dev = pci_get_drvdata(pdev);
1179 struct vmw_private *dev_priv = vmw_priv(dev);
1180
1181 if (dev_priv->num_3d_resources != 0) {
1182 DRM_INFO("Can't suspend or hibernate "
1183 "while 3D resources are active.\n");
1184 return -EBUSY;
1185 }
1186
d9f36a00
TH		 1187 pci_save_state(pdev);
1188 pci_disable_device(pdev);
1189 pci_set_power_state(pdev, PCI_D3hot);
1190 return 0;
1191}
1192
7fbd721a 1193static int vmw_pci_resume(struct pci_dev *pdev)
d9f36a00
TH		 1194{
1195 pci_set_power_state(pdev, PCI_D0);
1196 pci_restore_state(pdev);
1197 return pci_enable_device(pdev);
1198}
1199
7fbd721a
TH		 1200static int vmw_pm_suspend(struct device *kdev)
1201{
1202 struct pci_dev *pdev = to_pci_dev(kdev);
1203 struct pm_message dummy;
1204
1205 dummy.event = 0;
1206
1207 return vmw_pci_suspend(pdev, dummy);
1208}
1209
1210static int vmw_pm_resume(struct device *kdev)
1211{
1212 struct pci_dev *pdev = to_pci_dev(kdev);
1213
1214 return vmw_pci_resume(pdev);
1215}
1216
1217static int vmw_pm_prepare(struct device *kdev)
1218{
1219 struct pci_dev *pdev = to_pci_dev(kdev);
1220 struct drm_device *dev = pci_get_drvdata(pdev);
1221 struct vmw_private *dev_priv = vmw_priv(dev);
1222
1223 /**
1224 * Release 3d reference held by fbdev and potentially
1225 * stop fifo.
1226 */
1227 dev_priv->suspended = true;
1228 if (dev_priv->enable_fb)
05730b32 1229 vmw_3d_resource_dec(dev_priv, true);
7fbd721a
TH		 1230
1231 if (dev_priv->num_3d_resources != 0) {
1232
1233 DRM_INFO("Can't suspend or hibernate "
1234 "while 3D resources are active.\n");
1235
1236 if (dev_priv->enable_fb)
05730b32 1237 vmw_3d_resource_inc(dev_priv, true);
7fbd721a
TH		 1238 dev_priv->suspended = false;
1239 return -EBUSY;
1240 }
1241
1242 return 0;
1243}
1244
1245static void vmw_pm_complete(struct device *kdev)
1246{
1247 struct pci_dev *pdev = to_pci_dev(kdev);
1248 struct drm_device *dev = pci_get_drvdata(pdev);
1249 struct vmw_private *dev_priv = vmw_priv(dev);
1250
95e8f6a2
TH		 1251 mutex_lock(&dev_priv->hw_mutex);
1252 vmw_write(dev_priv, SVGA_REG_ID, SVGA_ID_2);
1253 (void) vmw_read(dev_priv, SVGA_REG_ID);
1254 mutex_unlock(&dev_priv->hw_mutex);
1255
7fbd721a
TH		 1256 /**
1257 * Reclaim 3d reference held by fbdev and potentially
1258 * start fifo.
1259 */
1260 if (dev_priv->enable_fb)
05730b32 1261 vmw_3d_resource_inc(dev_priv, false);
7fbd721a
TH		 1262
1263 dev_priv->suspended = false;
1264}
1265
1266static const struct dev_pm_ops vmw_pm_ops = {
1267 .prepare = vmw_pm_prepare,
1268 .complete = vmw_pm_complete,
1269 .suspend = vmw_pm_suspend,
1270 .resume = vmw_pm_resume,
1271};
1272
e08e96de
AV		 1273static const struct file_operations vmwgfx_driver_fops = {
1274 .owner = THIS_MODULE,
1275 .open = drm_open,
1276 .release = drm_release,
1277 .unlocked_ioctl = vmw_unlocked_ioctl,
1278 .mmap = vmw_mmap,
1279 .poll = vmw_fops_poll,
1280 .read = vmw_fops_read,
e08e96de
AV		 1281#if defined(CONFIG_COMPAT)
1282 .compat_ioctl = drm_compat_ioctl,
1283#endif
1284 .llseek = noop_llseek,
1285};
1286
fb1d9738
JB		 1287static struct drm_driver driver = {
1288 .driver_features = DRIVER_HAVE_IRQ | DRIVER_IRQ_SHARED |
69977ff5 1289 DRIVER_MODESET | DRIVER_PRIME,
fb1d9738
JB		 1290 .load = vmw_driver_load,
1291 .unload = vmw_driver_unload,
fb1d9738
JB		 1292 .lastclose = vmw_lastclose,
1293 .irq_preinstall = vmw_irq_preinstall,
1294 .irq_postinstall = vmw_irq_postinstall,
1295 .irq_uninstall = vmw_irq_uninstall,
1296 .irq_handler = vmw_irq_handler,
7a1c2f6c 1297 .get_vblank_counter = vmw_get_vblank_counter,
1c482ab3
JB		 1298 .enable_vblank = vmw_enable_vblank,
1299 .disable_vblank = vmw_disable_vblank,
fb1d9738
JB		 1300 .ioctls = vmw_ioctls,
1301 .num_ioctls = DRM_ARRAY_SIZE(vmw_ioctls),
fb1d9738
JB		 1302 .master_create = vmw_master_create,
1303 .master_destroy = vmw_master_destroy,
1304 .master_set = vmw_master_set,
1305 .master_drop = vmw_master_drop,
1306 .open = vmw_driver_open,
6b82ef50 1307 .preclose = vmw_preclose,
fb1d9738 1308 .postclose = vmw_postclose,
5e1782d2
DA		 1309
1310 .dumb_create = vmw_dumb_create,
1311 .dumb_map_offset = vmw_dumb_map_offset,
1312 .dumb_destroy = vmw_dumb_destroy,
1313
69977ff5
TH		 1314 .prime_fd_to_handle = vmw_prime_fd_to_handle,
1315 .prime_handle_to_fd = vmw_prime_handle_to_fd,
1316
e08e96de 1317 .fops = &vmwgfx_driver_fops,
fb1d9738
JB		 1318 .name = VMWGFX_DRIVER_NAME,
1319 .desc = VMWGFX_DRIVER_DESC,
1320 .date = VMWGFX_DRIVER_DATE,
1321 .major = VMWGFX_DRIVER_MAJOR,
1322 .minor = VMWGFX_DRIVER_MINOR,
1323 .patchlevel = VMWGFX_DRIVER_PATCHLEVEL
1324};
1325
8410ea3b
DA		 1326static struct pci_driver vmw_pci_driver = {
1327 .name = VMWGFX_DRIVER_NAME,
1328 .id_table = vmw_pci_id_list,
1329 .probe = vmw_probe,
1330 .remove = vmw_remove,
1331 .driver = {
1332 .pm = &vmw_pm_ops
1333 }
1334};
1335
fb1d9738
JB		 1336static int vmw_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
1337{
dcdb1674 1338 return drm_get_pci_dev(pdev, ent, &driver);
fb1d9738
JB		 1339}
1340
1341static int __init vmwgfx_init(void)
1342{
1343 int ret;
8410ea3b 1344 ret = drm_pci_init(&driver, &vmw_pci_driver);
fb1d9738
JB		 1345 if (ret)
1346 DRM_ERROR("Failed initializing DRM.\n");
1347 return ret;
1348}
1349
1350static void __exit vmwgfx_exit(void)
1351{
8410ea3b 1352 drm_pci_exit(&driver, &vmw_pci_driver);
fb1d9738
JB		 1353}
1354
1355module_init(vmwgfx_init);
1356module_exit(vmwgfx_exit);
1357
1358MODULE_AUTHOR("VMware Inc. and others");
1359MODULE_DESCRIPTION("Standalone drm driver for the VMware SVGA device");
1360MODULE_LICENSE("GPL and additional rights");
73558ead
TH		 1361MODULE_VERSION(__stringify(VMWGFX_DRIVER_MAJOR) "."
1362 __stringify(VMWGFX_DRIVER_MINOR) "."
1363 __stringify(VMWGFX_DRIVER_PATCHLEVEL) "."
1364 "0");
Linux kernel - Deliverables
This page took 0.316193 seconds and 5 git commands to generate.