Commit | Line | Data |
---|---|---|
1da177e4 | 1 | /* |
8fda79ec GR |
2 | * sis5595.c - Part of lm_sensors, Linux kernel modules |
3 | * for hardware monitoring | |
4 | * | |
5 | * Copyright (C) 1998 - 2001 Frodo Looijaard <frodol@dds.nl>, | |
6 | * Kyösti Mälkki <kmalkki@cc.hut.fi>, and | |
7 | * Mark D. Studebaker <mdsxyz123@yahoo.com> | |
8 | * Ported to Linux 2.6 by Aurelien Jarno <aurelien@aurel32.net> with | |
9 | * the help of Jean Delvare <khali@linux-fr.org> | |
10 | * | |
11 | * This program is free software; you can redistribute it and/or modify | |
12 | * it under the terms of the GNU General Public License as published by | |
13 | * the Free Software Foundation; either version 2 of the License, or | |
14 | * (at your option) any later version. | |
15 | * | |
16 | * This program is distributed in the hope that it will be useful, | |
17 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
18 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
19 | * GNU General Public License for more details. | |
20 | * | |
21 | * You should have received a copy of the GNU General Public License | |
22 | * along with this program; if not, write to the Free Software | |
23 | * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. | |
24 | */ | |
1da177e4 LT |
25 | |
26 | /* | |
8fda79ec GR |
27 | * SiS southbridge has a LM78-like chip integrated on the same IC. |
28 | * This driver is a customized copy of lm78.c | |
29 | * | |
30 | * Supports following revisions: | |
31 | * Version PCI ID PCI Revision | |
32 | * 1 1039/0008 AF or less | |
33 | * 2 1039/0008 B0 or greater | |
34 | * | |
35 | * Note: these chips contain a 0008 device which is incompatible with the | |
36 | * 5595. We recognize these by the presence of the listed | |
37 | * "blacklist" PCI ID and refuse to load. | |
38 | * | |
39 | * NOT SUPPORTED PCI ID BLACKLIST PCI ID | |
40 | * 540 0008 0540 | |
41 | * 550 0008 0550 | |
42 | * 5513 0008 5511 | |
43 | * 5581 0008 5597 | |
44 | * 5582 0008 5597 | |
45 | * 5597 0008 5597 | |
46 | * 5598 0008 5597/5598 | |
47 | * 630 0008 0630 | |
48 | * 645 0008 0645 | |
49 | * 730 0008 0730 | |
50 | * 735 0008 0735 | |
51 | */ | |
1da177e4 | 52 | |
4b2515db JP |
53 | #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt |
54 | ||
1da177e4 LT |
55 | #include <linux/module.h> |
56 | #include <linux/slab.h> | |
57 | #include <linux/ioport.h> | |
58 | #include <linux/pci.h> | |
17e7dc43 | 59 | #include <linux/platform_device.h> |
943b0830 | 60 | #include <linux/hwmon.h> |
1f5f48dd | 61 | #include <linux/hwmon-sysfs.h> |
943b0830 | 62 | #include <linux/err.h> |
1da177e4 | 63 | #include <linux/init.h> |
ff324094 | 64 | #include <linux/jiffies.h> |
9a61bf63 | 65 | #include <linux/mutex.h> |
a5ebe668 | 66 | #include <linux/sysfs.h> |
b9acb64a | 67 | #include <linux/acpi.h> |
6055fae8 | 68 | #include <linux/io.h> |
1da177e4 LT |
69 | |
70 | ||
8fda79ec GR |
71 | /* |
72 | * If force_addr is set to anything different from 0, we forcibly enable | |
73 | * the device at the given address. | |
74 | */ | |
1da177e4 LT |
75 | static u16 force_addr; |
76 | module_param(force_addr, ushort, 0); | |
77 | MODULE_PARM_DESC(force_addr, | |
78 | "Initialize the base address of the sensors"); | |
79 | ||
17e7dc43 | 80 | static struct platform_device *pdev; |
1da177e4 LT |
81 | |
82 | /* Many SIS5595 constants specified below */ | |
83 | ||
84 | /* Length of ISA address segment */ | |
85 | #define SIS5595_EXTENT 8 | |
86 | /* PCI Config Registers */ | |
1da177e4 LT |
87 | #define SIS5595_BASE_REG 0x68 |
88 | #define SIS5595_PIN_REG 0x7A | |
89 | #define SIS5595_ENABLE_REG 0x7B | |
90 | ||
91 | /* Where are the ISA address/data registers relative to the base address */ | |
92 | #define SIS5595_ADDR_REG_OFFSET 5 | |
93 | #define SIS5595_DATA_REG_OFFSET 6 | |
94 | ||
95 | /* The SIS5595 registers */ | |
96 | #define SIS5595_REG_IN_MAX(nr) (0x2b + (nr) * 2) | |
97 | #define SIS5595_REG_IN_MIN(nr) (0x2c + (nr) * 2) | |
98 | #define SIS5595_REG_IN(nr) (0x20 + (nr)) | |
99 | ||
100 | #define SIS5595_REG_FAN_MIN(nr) (0x3b + (nr)) | |
101 | #define SIS5595_REG_FAN(nr) (0x28 + (nr)) | |
102 | ||
8fda79ec GR |
103 | /* |
104 | * On the first version of the chip, the temp registers are separate. | |
105 | * On the second version, | |
106 | * TEMP pin is shared with IN4, configured in PCI register 0x7A. | |
107 | * The registers are the same as well. | |
108 | * OVER and HYST are really MAX and MIN. | |
109 | */ | |
1da177e4 LT |
110 | |
111 | #define REV2MIN 0xb0 | |
8fda79ec GR |
112 | #define SIS5595_REG_TEMP (((data->revision) >= REV2MIN) ? \ |
113 | SIS5595_REG_IN(4) : 0x27) | |
114 | #define SIS5595_REG_TEMP_OVER (((data->revision) >= REV2MIN) ? \ | |
115 | SIS5595_REG_IN_MAX(4) : 0x39) | |
116 | #define SIS5595_REG_TEMP_HYST (((data->revision) >= REV2MIN) ? \ | |
117 | SIS5595_REG_IN_MIN(4) : 0x3a) | |
1da177e4 LT |
118 | |
119 | #define SIS5595_REG_CONFIG 0x40 | |
120 | #define SIS5595_REG_ALARM1 0x41 | |
121 | #define SIS5595_REG_ALARM2 0x42 | |
122 | #define SIS5595_REG_FANDIV 0x47 | |
123 | ||
8fda79ec GR |
124 | /* |
125 | * Conversions. Limit checking is only done on the TO_REG | |
126 | * variants. | |
127 | */ | |
1da177e4 | 128 | |
8fda79ec GR |
129 | /* |
130 | * IN: mV, (0V to 4.08V) | |
131 | * REG: 16mV/bit | |
132 | */ | |
1da177e4 LT |
133 | static inline u8 IN_TO_REG(unsigned long val) |
134 | { | |
2a844c14 | 135 | unsigned long nval = clamp_val(val, 0, 4080); |
1da177e4 LT |
136 | return (nval + 8) / 16; |
137 | } | |
138 | #define IN_FROM_REG(val) ((val) * 16) | |
139 | ||
140 | static inline u8 FAN_TO_REG(long rpm, int div) | |
141 | { | |
142 | if (rpm <= 0) | |
143 | return 255; | |
2a844c14 | 144 | return clamp_val((1350000 + rpm * div / 2) / (rpm * div), 1, 254); |
1da177e4 LT |
145 | } |
146 | ||
147 | static inline int FAN_FROM_REG(u8 val, int div) | |
148 | { | |
8fda79ec | 149 | return val == 0 ? -1 : val == 255 ? 0 : 1350000 / (val * div); |
1da177e4 LT |
150 | } |
151 | ||
8fda79ec GR |
152 | /* |
153 | * TEMP: mC (-54.12C to +157.53C) | |
154 | * REG: 0.83C/bit + 52.12, two's complement | |
155 | */ | |
1da177e4 LT |
156 | static inline int TEMP_FROM_REG(s8 val) |
157 | { | |
158 | return val * 830 + 52120; | |
159 | } | |
160 | static inline s8 TEMP_TO_REG(int val) | |
161 | { | |
2a844c14 | 162 | int nval = clamp_val(val, -54120, 157530) ; |
8fda79ec | 163 | return nval < 0 ? (nval - 5212 - 415) / 830 : (nval - 5212 + 415) / 830; |
1da177e4 LT |
164 | } |
165 | ||
8fda79ec GR |
166 | /* |
167 | * FAN DIV: 1, 2, 4, or 8 (defaults to 2) | |
168 | * REG: 0, 1, 2, or 3 (respectively) (defaults to 1) | |
169 | */ | |
1da177e4 LT |
170 | static inline u8 DIV_TO_REG(int val) |
171 | { | |
8fda79ec | 172 | return val == 8 ? 3 : val == 4 ? 2 : val == 1 ? 0 : 1; |
1da177e4 LT |
173 | } |
174 | #define DIV_FROM_REG(val) (1 << (val)) | |
175 | ||
8fda79ec GR |
176 | /* |
177 | * For each registered chip, we need to keep some data in memory. | |
178 | * The structure is dynamically allocated. | |
179 | */ | |
1da177e4 | 180 | struct sis5595_data { |
17e7dc43 JD |
181 | unsigned short addr; |
182 | const char *name; | |
1beeffe4 | 183 | struct device *hwmon_dev; |
9a61bf63 | 184 | struct mutex lock; |
1da177e4 | 185 | |
9a61bf63 | 186 | struct mutex update_lock; |
1da177e4 LT |
187 | char valid; /* !=0 if following fields are valid */ |
188 | unsigned long last_updated; /* In jiffies */ | |
189 | char maxins; /* == 3 if temp enabled, otherwise == 4 */ | |
190 | u8 revision; /* Reg. value */ | |
191 | ||
192 | u8 in[5]; /* Register value */ | |
193 | u8 in_max[5]; /* Register value */ | |
194 | u8 in_min[5]; /* Register value */ | |
195 | u8 fan[2]; /* Register value */ | |
196 | u8 fan_min[2]; /* Register value */ | |
197 | s8 temp; /* Register value */ | |
198 | s8 temp_over; /* Register value */ | |
199 | s8 temp_hyst; /* Register value */ | |
200 | u8 fan_div[2]; /* Register encoding, shifted right */ | |
201 | u16 alarms; /* Register encoding, combined */ | |
202 | }; | |
203 | ||
204 | static struct pci_dev *s_bridge; /* pointer to the (only) sis5595 */ | |
205 | ||
17e7dc43 | 206 | static int sis5595_probe(struct platform_device *pdev); |
281dfd0b | 207 | static int sis5595_remove(struct platform_device *pdev); |
1da177e4 | 208 | |
17e7dc43 JD |
209 | static int sis5595_read_value(struct sis5595_data *data, u8 reg); |
210 | static void sis5595_write_value(struct sis5595_data *data, u8 reg, u8 value); | |
1da177e4 | 211 | static struct sis5595_data *sis5595_update_device(struct device *dev); |
17e7dc43 | 212 | static void sis5595_init_device(struct sis5595_data *data); |
1da177e4 | 213 | |
17e7dc43 | 214 | static struct platform_driver sis5595_driver = { |
cdaf7934 | 215 | .driver = { |
87218842 | 216 | .owner = THIS_MODULE, |
cdaf7934 LR |
217 | .name = "sis5595", |
218 | }, | |
17e7dc43 | 219 | .probe = sis5595_probe, |
9e5e9b7a | 220 | .remove = sis5595_remove, |
1da177e4 LT |
221 | }; |
222 | ||
223 | /* 4 Voltages */ | |
1f5f48dd JD |
224 | static ssize_t show_in(struct device *dev, struct device_attribute *da, |
225 | char *buf) | |
1da177e4 LT |
226 | { |
227 | struct sis5595_data *data = sis5595_update_device(dev); | |
1f5f48dd JD |
228 | struct sensor_device_attribute *attr = to_sensor_dev_attr(da); |
229 | int nr = attr->index; | |
1da177e4 LT |
230 | return sprintf(buf, "%d\n", IN_FROM_REG(data->in[nr])); |
231 | } | |
232 | ||
1f5f48dd JD |
233 | static ssize_t show_in_min(struct device *dev, struct device_attribute *da, |
234 | char *buf) | |
1da177e4 LT |
235 | { |
236 | struct sis5595_data *data = sis5595_update_device(dev); | |
1f5f48dd JD |
237 | struct sensor_device_attribute *attr = to_sensor_dev_attr(da); |
238 | int nr = attr->index; | |
1da177e4 LT |
239 | return sprintf(buf, "%d\n", IN_FROM_REG(data->in_min[nr])); |
240 | } | |
241 | ||
1f5f48dd JD |
242 | static ssize_t show_in_max(struct device *dev, struct device_attribute *da, |
243 | char *buf) | |
1da177e4 LT |
244 | { |
245 | struct sis5595_data *data = sis5595_update_device(dev); | |
1f5f48dd JD |
246 | struct sensor_device_attribute *attr = to_sensor_dev_attr(da); |
247 | int nr = attr->index; | |
1da177e4 LT |
248 | return sprintf(buf, "%d\n", IN_FROM_REG(data->in_max[nr])); |
249 | } | |
250 | ||
1f5f48dd JD |
251 | static ssize_t set_in_min(struct device *dev, struct device_attribute *da, |
252 | const char *buf, size_t count) | |
1da177e4 | 253 | { |
17e7dc43 | 254 | struct sis5595_data *data = dev_get_drvdata(dev); |
1f5f48dd JD |
255 | struct sensor_device_attribute *attr = to_sensor_dev_attr(da); |
256 | int nr = attr->index; | |
8fda79ec GR |
257 | unsigned long val; |
258 | int err; | |
259 | ||
260 | err = kstrtoul(buf, 10, &val); | |
261 | if (err) | |
262 | return err; | |
1da177e4 | 263 | |
9a61bf63 | 264 | mutex_lock(&data->update_lock); |
1da177e4 | 265 | data->in_min[nr] = IN_TO_REG(val); |
17e7dc43 | 266 | sis5595_write_value(data, SIS5595_REG_IN_MIN(nr), data->in_min[nr]); |
9a61bf63 | 267 | mutex_unlock(&data->update_lock); |
1da177e4 LT |
268 | return count; |
269 | } | |
270 | ||
1f5f48dd JD |
271 | static ssize_t set_in_max(struct device *dev, struct device_attribute *da, |
272 | const char *buf, size_t count) | |
1da177e4 | 273 | { |
17e7dc43 | 274 | struct sis5595_data *data = dev_get_drvdata(dev); |
1f5f48dd JD |
275 | struct sensor_device_attribute *attr = to_sensor_dev_attr(da); |
276 | int nr = attr->index; | |
8fda79ec GR |
277 | unsigned long val; |
278 | int err; | |
279 | ||
280 | err = kstrtoul(buf, 10, &val); | |
281 | if (err) | |
282 | return err; | |
1da177e4 | 283 | |
9a61bf63 | 284 | mutex_lock(&data->update_lock); |
1da177e4 | 285 | data->in_max[nr] = IN_TO_REG(val); |
17e7dc43 | 286 | sis5595_write_value(data, SIS5595_REG_IN_MAX(nr), data->in_max[nr]); |
9a61bf63 | 287 | mutex_unlock(&data->update_lock); |
1da177e4 LT |
288 | return count; |
289 | } | |
290 | ||
291 | #define show_in_offset(offset) \ | |
1f5f48dd JD |
292 | static SENSOR_DEVICE_ATTR(in##offset##_input, S_IRUGO, \ |
293 | show_in, NULL, offset); \ | |
294 | static SENSOR_DEVICE_ATTR(in##offset##_min, S_IRUGO | S_IWUSR, \ | |
295 | show_in_min, set_in_min, offset); \ | |
296 | static SENSOR_DEVICE_ATTR(in##offset##_max, S_IRUGO | S_IWUSR, \ | |
297 | show_in_max, set_in_max, offset); | |
1da177e4 LT |
298 | |
299 | show_in_offset(0); | |
300 | show_in_offset(1); | |
301 | show_in_offset(2); | |
302 | show_in_offset(3); | |
303 | show_in_offset(4); | |
304 | ||
305 | /* Temperature */ | |
8fda79ec GR |
306 | static ssize_t show_temp(struct device *dev, struct device_attribute *attr, |
307 | char *buf) | |
1da177e4 LT |
308 | { |
309 | struct sis5595_data *data = sis5595_update_device(dev); | |
310 | return sprintf(buf, "%d\n", TEMP_FROM_REG(data->temp)); | |
311 | } | |
312 | ||
8fda79ec GR |
313 | static ssize_t show_temp_over(struct device *dev, struct device_attribute *attr, |
314 | char *buf) | |
1da177e4 LT |
315 | { |
316 | struct sis5595_data *data = sis5595_update_device(dev); | |
317 | return sprintf(buf, "%d\n", TEMP_FROM_REG(data->temp_over)); | |
318 | } | |
319 | ||
8fda79ec GR |
320 | static ssize_t set_temp_over(struct device *dev, struct device_attribute *attr, |
321 | const char *buf, size_t count) | |
1da177e4 | 322 | { |
17e7dc43 | 323 | struct sis5595_data *data = dev_get_drvdata(dev); |
8fda79ec GR |
324 | long val; |
325 | int err; | |
326 | ||
327 | err = kstrtol(buf, 10, &val); | |
328 | if (err) | |
329 | return err; | |
1da177e4 | 330 | |
9a61bf63 | 331 | mutex_lock(&data->update_lock); |
1da177e4 | 332 | data->temp_over = TEMP_TO_REG(val); |
17e7dc43 | 333 | sis5595_write_value(data, SIS5595_REG_TEMP_OVER, data->temp_over); |
9a61bf63 | 334 | mutex_unlock(&data->update_lock); |
1da177e4 LT |
335 | return count; |
336 | } | |
337 | ||
8fda79ec GR |
338 | static ssize_t show_temp_hyst(struct device *dev, struct device_attribute *attr, |
339 | char *buf) | |
1da177e4 LT |
340 | { |
341 | struct sis5595_data *data = sis5595_update_device(dev); | |
342 | return sprintf(buf, "%d\n", TEMP_FROM_REG(data->temp_hyst)); | |
343 | } | |
344 | ||
8fda79ec GR |
345 | static ssize_t set_temp_hyst(struct device *dev, struct device_attribute *attr, |
346 | const char *buf, size_t count) | |
1da177e4 | 347 | { |
17e7dc43 | 348 | struct sis5595_data *data = dev_get_drvdata(dev); |
8fda79ec GR |
349 | long val; |
350 | int err; | |
351 | ||
352 | err = kstrtol(buf, 10, &val); | |
353 | if (err) | |
354 | return err; | |
1da177e4 | 355 | |
9a61bf63 | 356 | mutex_lock(&data->update_lock); |
1da177e4 | 357 | data->temp_hyst = TEMP_TO_REG(val); |
17e7dc43 | 358 | sis5595_write_value(data, SIS5595_REG_TEMP_HYST, data->temp_hyst); |
9a61bf63 | 359 | mutex_unlock(&data->update_lock); |
1da177e4 LT |
360 | return count; |
361 | } | |
362 | ||
363 | static DEVICE_ATTR(temp1_input, S_IRUGO, show_temp, NULL); | |
364 | static DEVICE_ATTR(temp1_max, S_IRUGO | S_IWUSR, | |
365 | show_temp_over, set_temp_over); | |
366 | static DEVICE_ATTR(temp1_max_hyst, S_IRUGO | S_IWUSR, | |
367 | show_temp_hyst, set_temp_hyst); | |
368 | ||
369 | /* 2 Fans */ | |
1f5f48dd JD |
370 | static ssize_t show_fan(struct device *dev, struct device_attribute *da, |
371 | char *buf) | |
1da177e4 LT |
372 | { |
373 | struct sis5595_data *data = sis5595_update_device(dev); | |
1f5f48dd JD |
374 | struct sensor_device_attribute *attr = to_sensor_dev_attr(da); |
375 | int nr = attr->index; | |
1da177e4 | 376 | return sprintf(buf, "%d\n", FAN_FROM_REG(data->fan[nr], |
8fda79ec | 377 | DIV_FROM_REG(data->fan_div[nr]))); |
1da177e4 LT |
378 | } |
379 | ||
1f5f48dd JD |
380 | static ssize_t show_fan_min(struct device *dev, struct device_attribute *da, |
381 | char *buf) | |
1da177e4 LT |
382 | { |
383 | struct sis5595_data *data = sis5595_update_device(dev); | |
1f5f48dd JD |
384 | struct sensor_device_attribute *attr = to_sensor_dev_attr(da); |
385 | int nr = attr->index; | |
8fda79ec GR |
386 | return sprintf(buf, "%d\n", FAN_FROM_REG(data->fan_min[nr], |
387 | DIV_FROM_REG(data->fan_div[nr]))); | |
1da177e4 LT |
388 | } |
389 | ||
1f5f48dd JD |
390 | static ssize_t set_fan_min(struct device *dev, struct device_attribute *da, |
391 | const char *buf, size_t count) | |
1da177e4 | 392 | { |
17e7dc43 | 393 | struct sis5595_data *data = dev_get_drvdata(dev); |
1f5f48dd JD |
394 | struct sensor_device_attribute *attr = to_sensor_dev_attr(da); |
395 | int nr = attr->index; | |
8fda79ec GR |
396 | unsigned long val; |
397 | int err; | |
398 | ||
399 | err = kstrtoul(buf, 10, &val); | |
400 | if (err) | |
401 | return err; | |
1da177e4 | 402 | |
9a61bf63 | 403 | mutex_lock(&data->update_lock); |
1da177e4 | 404 | data->fan_min[nr] = FAN_TO_REG(val, DIV_FROM_REG(data->fan_div[nr])); |
17e7dc43 | 405 | sis5595_write_value(data, SIS5595_REG_FAN_MIN(nr), data->fan_min[nr]); |
9a61bf63 | 406 | mutex_unlock(&data->update_lock); |
1da177e4 LT |
407 | return count; |
408 | } | |
409 | ||
1f5f48dd JD |
410 | static ssize_t show_fan_div(struct device *dev, struct device_attribute *da, |
411 | char *buf) | |
1da177e4 LT |
412 | { |
413 | struct sis5595_data *data = sis5595_update_device(dev); | |
1f5f48dd JD |
414 | struct sensor_device_attribute *attr = to_sensor_dev_attr(da); |
415 | int nr = attr->index; | |
8fda79ec | 416 | return sprintf(buf, "%d\n", DIV_FROM_REG(data->fan_div[nr])); |
1da177e4 LT |
417 | } |
418 | ||
8fda79ec GR |
419 | /* |
420 | * Note: we save and restore the fan minimum here, because its value is | |
421 | * determined in part by the fan divisor. This follows the principle of | |
422 | * least surprise; the user doesn't expect the fan minimum to change just | |
423 | * because the divisor changed. | |
424 | */ | |
1f5f48dd JD |
425 | static ssize_t set_fan_div(struct device *dev, struct device_attribute *da, |
426 | const char *buf, size_t count) | |
1da177e4 | 427 | { |
17e7dc43 | 428 | struct sis5595_data *data = dev_get_drvdata(dev); |
1f5f48dd JD |
429 | struct sensor_device_attribute *attr = to_sensor_dev_attr(da); |
430 | int nr = attr->index; | |
1da177e4 | 431 | unsigned long min; |
1da177e4 | 432 | int reg; |
8fda79ec GR |
433 | unsigned long val; |
434 | int err; | |
435 | ||
436 | err = kstrtoul(buf, 10, &val); | |
437 | if (err) | |
438 | return err; | |
1da177e4 | 439 | |
9a61bf63 | 440 | mutex_lock(&data->update_lock); |
1da177e4 LT |
441 | min = FAN_FROM_REG(data->fan_min[nr], |
442 | DIV_FROM_REG(data->fan_div[nr])); | |
17e7dc43 | 443 | reg = sis5595_read_value(data, SIS5595_REG_FANDIV); |
1da177e4 LT |
444 | |
445 | switch (val) { | |
8fda79ec GR |
446 | case 1: |
447 | data->fan_div[nr] = 0; | |
448 | break; | |
449 | case 2: | |
450 | data->fan_div[nr] = 1; | |
451 | break; | |
452 | case 4: | |
453 | data->fan_div[nr] = 2; | |
454 | break; | |
455 | case 8: | |
456 | data->fan_div[nr] = 3; | |
457 | break; | |
1da177e4 | 458 | default: |
b55f3757 GR |
459 | dev_err(dev, |
460 | "fan_div value %ld not supported. Choose one of 1, 2, 4 or 8!\n", | |
461 | val); | |
9a61bf63 | 462 | mutex_unlock(&data->update_lock); |
1da177e4 LT |
463 | return -EINVAL; |
464 | } | |
8fda79ec | 465 | |
1da177e4 LT |
466 | switch (nr) { |
467 | case 0: | |
468 | reg = (reg & 0xcf) | (data->fan_div[nr] << 4); | |
469 | break; | |
470 | case 1: | |
471 | reg = (reg & 0x3f) | (data->fan_div[nr] << 6); | |
472 | break; | |
473 | } | |
17e7dc43 | 474 | sis5595_write_value(data, SIS5595_REG_FANDIV, reg); |
1da177e4 LT |
475 | data->fan_min[nr] = |
476 | FAN_TO_REG(min, DIV_FROM_REG(data->fan_div[nr])); | |
17e7dc43 | 477 | sis5595_write_value(data, SIS5595_REG_FAN_MIN(nr), data->fan_min[nr]); |
9a61bf63 | 478 | mutex_unlock(&data->update_lock); |
1da177e4 LT |
479 | return count; |
480 | } | |
481 | ||
482 | #define show_fan_offset(offset) \ | |
1f5f48dd JD |
483 | static SENSOR_DEVICE_ATTR(fan##offset##_input, S_IRUGO, \ |
484 | show_fan, NULL, offset - 1); \ | |
485 | static SENSOR_DEVICE_ATTR(fan##offset##_min, S_IRUGO | S_IWUSR, \ | |
486 | show_fan_min, set_fan_min, offset - 1); \ | |
487 | static SENSOR_DEVICE_ATTR(fan##offset##_div, S_IRUGO | S_IWUSR, \ | |
488 | show_fan_div, set_fan_div, offset - 1); | |
1da177e4 LT |
489 | |
490 | show_fan_offset(1); | |
491 | show_fan_offset(2); | |
492 | ||
1da177e4 | 493 | /* Alarms */ |
8fda79ec GR |
494 | static ssize_t show_alarms(struct device *dev, struct device_attribute *attr, |
495 | char *buf) | |
1da177e4 LT |
496 | { |
497 | struct sis5595_data *data = sis5595_update_device(dev); | |
498 | return sprintf(buf, "%d\n", data->alarms); | |
499 | } | |
500 | static DEVICE_ATTR(alarms, S_IRUGO, show_alarms, NULL); | |
a5ebe668 | 501 | |
5c726b3b IM |
502 | static ssize_t show_alarm(struct device *dev, struct device_attribute *da, |
503 | char *buf) | |
504 | { | |
505 | struct sis5595_data *data = sis5595_update_device(dev); | |
506 | int nr = to_sensor_dev_attr(da)->index; | |
507 | return sprintf(buf, "%u\n", (data->alarms >> nr) & 1); | |
508 | } | |
509 | static SENSOR_DEVICE_ATTR(in0_alarm, S_IRUGO, show_alarm, NULL, 0); | |
510 | static SENSOR_DEVICE_ATTR(in1_alarm, S_IRUGO, show_alarm, NULL, 1); | |
511 | static SENSOR_DEVICE_ATTR(in2_alarm, S_IRUGO, show_alarm, NULL, 2); | |
512 | static SENSOR_DEVICE_ATTR(in3_alarm, S_IRUGO, show_alarm, NULL, 3); | |
513 | static SENSOR_DEVICE_ATTR(in4_alarm, S_IRUGO, show_alarm, NULL, 15); | |
514 | static SENSOR_DEVICE_ATTR(fan1_alarm, S_IRUGO, show_alarm, NULL, 6); | |
515 | static SENSOR_DEVICE_ATTR(fan2_alarm, S_IRUGO, show_alarm, NULL, 7); | |
516 | static SENSOR_DEVICE_ATTR(temp1_alarm, S_IRUGO, show_alarm, NULL, 15); | |
517 | ||
17e7dc43 JD |
518 | static ssize_t show_name(struct device *dev, struct device_attribute *attr, |
519 | char *buf) | |
520 | { | |
521 | struct sis5595_data *data = dev_get_drvdata(dev); | |
522 | return sprintf(buf, "%s\n", data->name); | |
523 | } | |
524 | static DEVICE_ATTR(name, S_IRUGO, show_name, NULL); | |
525 | ||
a5ebe668 | 526 | static struct attribute *sis5595_attributes[] = { |
1f5f48dd JD |
527 | &sensor_dev_attr_in0_input.dev_attr.attr, |
528 | &sensor_dev_attr_in0_min.dev_attr.attr, | |
529 | &sensor_dev_attr_in0_max.dev_attr.attr, | |
5c726b3b | 530 | &sensor_dev_attr_in0_alarm.dev_attr.attr, |
1f5f48dd JD |
531 | &sensor_dev_attr_in1_input.dev_attr.attr, |
532 | &sensor_dev_attr_in1_min.dev_attr.attr, | |
533 | &sensor_dev_attr_in1_max.dev_attr.attr, | |
5c726b3b | 534 | &sensor_dev_attr_in1_alarm.dev_attr.attr, |
1f5f48dd JD |
535 | &sensor_dev_attr_in2_input.dev_attr.attr, |
536 | &sensor_dev_attr_in2_min.dev_attr.attr, | |
537 | &sensor_dev_attr_in2_max.dev_attr.attr, | |
5c726b3b | 538 | &sensor_dev_attr_in2_alarm.dev_attr.attr, |
1f5f48dd JD |
539 | &sensor_dev_attr_in3_input.dev_attr.attr, |
540 | &sensor_dev_attr_in3_min.dev_attr.attr, | |
541 | &sensor_dev_attr_in3_max.dev_attr.attr, | |
5c726b3b | 542 | &sensor_dev_attr_in3_alarm.dev_attr.attr, |
1f5f48dd JD |
543 | |
544 | &sensor_dev_attr_fan1_input.dev_attr.attr, | |
545 | &sensor_dev_attr_fan1_min.dev_attr.attr, | |
546 | &sensor_dev_attr_fan1_div.dev_attr.attr, | |
5c726b3b | 547 | &sensor_dev_attr_fan1_alarm.dev_attr.attr, |
1f5f48dd JD |
548 | &sensor_dev_attr_fan2_input.dev_attr.attr, |
549 | &sensor_dev_attr_fan2_min.dev_attr.attr, | |
550 | &sensor_dev_attr_fan2_div.dev_attr.attr, | |
5c726b3b | 551 | &sensor_dev_attr_fan2_alarm.dev_attr.attr, |
a5ebe668 JD |
552 | |
553 | &dev_attr_alarms.attr, | |
17e7dc43 | 554 | &dev_attr_name.attr, |
a5ebe668 JD |
555 | NULL |
556 | }; | |
557 | ||
558 | static const struct attribute_group sis5595_group = { | |
559 | .attrs = sis5595_attributes, | |
560 | }; | |
561 | ||
76e63860 | 562 | static struct attribute *sis5595_attributes_in4[] = { |
1f5f48dd JD |
563 | &sensor_dev_attr_in4_input.dev_attr.attr, |
564 | &sensor_dev_attr_in4_min.dev_attr.attr, | |
565 | &sensor_dev_attr_in4_max.dev_attr.attr, | |
5c726b3b | 566 | &sensor_dev_attr_in4_alarm.dev_attr.attr, |
76e63860 IM |
567 | NULL |
568 | }; | |
569 | ||
570 | static const struct attribute_group sis5595_group_in4 = { | |
571 | .attrs = sis5595_attributes_in4, | |
572 | }; | |
a5ebe668 | 573 | |
76e63860 | 574 | static struct attribute *sis5595_attributes_temp1[] = { |
a5ebe668 JD |
575 | &dev_attr_temp1_input.attr, |
576 | &dev_attr_temp1_max.attr, | |
577 | &dev_attr_temp1_max_hyst.attr, | |
5c726b3b | 578 | &sensor_dev_attr_temp1_alarm.dev_attr.attr, |
a5ebe668 JD |
579 | NULL |
580 | }; | |
581 | ||
76e63860 IM |
582 | static const struct attribute_group sis5595_group_temp1 = { |
583 | .attrs = sis5595_attributes_temp1, | |
a5ebe668 | 584 | }; |
8fda79ec | 585 | |
1da177e4 | 586 | /* This is called when the module is loaded */ |
6c931ae1 | 587 | static int sis5595_probe(struct platform_device *pdev) |
1da177e4 LT |
588 | { |
589 | int err = 0; | |
590 | int i; | |
1da177e4 | 591 | struct sis5595_data *data; |
17e7dc43 | 592 | struct resource *res; |
1da177e4 | 593 | char val; |
1da177e4 | 594 | |
1da177e4 | 595 | /* Reserve the ISA region */ |
17e7dc43 | 596 | res = platform_get_resource(pdev, IORESOURCE_IO, 0); |
5d224ade GR |
597 | if (!devm_request_region(&pdev->dev, res->start, SIS5595_EXTENT, |
598 | sis5595_driver.driver.name)) | |
599 | return -EBUSY; | |
1da177e4 | 600 | |
5d224ade GR |
601 | data = devm_kzalloc(&pdev->dev, sizeof(struct sis5595_data), |
602 | GFP_KERNEL); | |
603 | if (!data) | |
604 | return -ENOMEM; | |
1da177e4 | 605 | |
9a61bf63 | 606 | mutex_init(&data->lock); |
17e7dc43 JD |
607 | mutex_init(&data->update_lock); |
608 | data->addr = res->start; | |
609 | data->name = "sis5595"; | |
610 | platform_set_drvdata(pdev, data); | |
1da177e4 | 611 | |
8fda79ec GR |
612 | /* |
613 | * Check revision and pin registers to determine whether 4 or 5 voltages | |
614 | */ | |
7b6d1f04 | 615 | data->revision = s_bridge->revision; |
1da177e4 LT |
616 | /* 4 voltages, 1 temp */ |
617 | data->maxins = 3; | |
618 | if (data->revision >= REV2MIN) { | |
619 | pci_read_config_byte(s_bridge, SIS5595_PIN_REG, &val); | |
620 | if (!(val & 0x80)) | |
621 | /* 5 voltages, no temps */ | |
622 | data->maxins = 4; | |
623 | } | |
8fda79ec | 624 | |
1da177e4 | 625 | /* Initialize the SIS5595 chip */ |
17e7dc43 | 626 | sis5595_init_device(data); |
1da177e4 LT |
627 | |
628 | /* A few vars need to be filled upon startup */ | |
629 | for (i = 0; i < 2; i++) { | |
17e7dc43 | 630 | data->fan_min[i] = sis5595_read_value(data, |
1da177e4 LT |
631 | SIS5595_REG_FAN_MIN(i)); |
632 | } | |
633 | ||
634 | /* Register sysfs hooks */ | |
8fda79ec GR |
635 | err = sysfs_create_group(&pdev->dev.kobj, &sis5595_group); |
636 | if (err) | |
5d224ade | 637 | return err; |
a5ebe668 | 638 | if (data->maxins == 4) { |
8fda79ec GR |
639 | err = sysfs_create_group(&pdev->dev.kobj, &sis5595_group_in4); |
640 | if (err) | |
a5ebe668 JD |
641 | goto exit_remove_files; |
642 | } else { | |
8fda79ec GR |
643 | err = sysfs_create_group(&pdev->dev.kobj, &sis5595_group_temp1); |
644 | if (err) | |
a5ebe668 JD |
645 | goto exit_remove_files; |
646 | } | |
647 | ||
1beeffe4 TJ |
648 | data->hwmon_dev = hwmon_device_register(&pdev->dev); |
649 | if (IS_ERR(data->hwmon_dev)) { | |
650 | err = PTR_ERR(data->hwmon_dev); | |
a5ebe668 | 651 | goto exit_remove_files; |
943b0830 MH |
652 | } |
653 | ||
1da177e4 | 654 | return 0; |
943b0830 | 655 | |
a5ebe668 | 656 | exit_remove_files: |
17e7dc43 | 657 | sysfs_remove_group(&pdev->dev.kobj, &sis5595_group); |
76e63860 IM |
658 | sysfs_remove_group(&pdev->dev.kobj, &sis5595_group_in4); |
659 | sysfs_remove_group(&pdev->dev.kobj, &sis5595_group_temp1); | |
1da177e4 LT |
660 | return err; |
661 | } | |
662 | ||
281dfd0b | 663 | static int sis5595_remove(struct platform_device *pdev) |
1da177e4 | 664 | { |
17e7dc43 | 665 | struct sis5595_data *data = platform_get_drvdata(pdev); |
1da177e4 | 666 | |
1beeffe4 | 667 | hwmon_device_unregister(data->hwmon_dev); |
17e7dc43 | 668 | sysfs_remove_group(&pdev->dev.kobj, &sis5595_group); |
76e63860 IM |
669 | sysfs_remove_group(&pdev->dev.kobj, &sis5595_group_in4); |
670 | sysfs_remove_group(&pdev->dev.kobj, &sis5595_group_temp1); | |
1da177e4 | 671 | |
1da177e4 LT |
672 | return 0; |
673 | } | |
674 | ||
675 | ||
676 | /* ISA access must be locked explicitly. */ | |
17e7dc43 | 677 | static int sis5595_read_value(struct sis5595_data *data, u8 reg) |
1da177e4 LT |
678 | { |
679 | int res; | |
680 | ||
9a61bf63 | 681 | mutex_lock(&data->lock); |
17e7dc43 JD |
682 | outb_p(reg, data->addr + SIS5595_ADDR_REG_OFFSET); |
683 | res = inb_p(data->addr + SIS5595_DATA_REG_OFFSET); | |
9a61bf63 | 684 | mutex_unlock(&data->lock); |
1da177e4 LT |
685 | return res; |
686 | } | |
687 | ||
17e7dc43 | 688 | static void sis5595_write_value(struct sis5595_data *data, u8 reg, u8 value) |
1da177e4 | 689 | { |
9a61bf63 | 690 | mutex_lock(&data->lock); |
17e7dc43 JD |
691 | outb_p(reg, data->addr + SIS5595_ADDR_REG_OFFSET); |
692 | outb_p(value, data->addr + SIS5595_DATA_REG_OFFSET); | |
9a61bf63 | 693 | mutex_unlock(&data->lock); |
1da177e4 LT |
694 | } |
695 | ||
696 | /* Called when we have found a new SIS5595. */ | |
6c931ae1 | 697 | static void sis5595_init_device(struct sis5595_data *data) |
1da177e4 | 698 | { |
17e7dc43 | 699 | u8 config = sis5595_read_value(data, SIS5595_REG_CONFIG); |
1da177e4 | 700 | if (!(config & 0x01)) |
17e7dc43 | 701 | sis5595_write_value(data, SIS5595_REG_CONFIG, |
1da177e4 LT |
702 | (config & 0xf7) | 0x01); |
703 | } | |
704 | ||
705 | static struct sis5595_data *sis5595_update_device(struct device *dev) | |
706 | { | |
17e7dc43 | 707 | struct sis5595_data *data = dev_get_drvdata(dev); |
1da177e4 LT |
708 | int i; |
709 | ||
9a61bf63 | 710 | mutex_lock(&data->update_lock); |
1da177e4 LT |
711 | |
712 | if (time_after(jiffies, data->last_updated + HZ + HZ / 2) | |
713 | || !data->valid) { | |
714 | ||
715 | for (i = 0; i <= data->maxins; i++) { | |
716 | data->in[i] = | |
17e7dc43 | 717 | sis5595_read_value(data, SIS5595_REG_IN(i)); |
1da177e4 | 718 | data->in_min[i] = |
17e7dc43 | 719 | sis5595_read_value(data, |
1da177e4 LT |
720 | SIS5595_REG_IN_MIN(i)); |
721 | data->in_max[i] = | |
17e7dc43 | 722 | sis5595_read_value(data, |
1da177e4 LT |
723 | SIS5595_REG_IN_MAX(i)); |
724 | } | |
725 | for (i = 0; i < 2; i++) { | |
726 | data->fan[i] = | |
17e7dc43 | 727 | sis5595_read_value(data, SIS5595_REG_FAN(i)); |
1da177e4 | 728 | data->fan_min[i] = |
17e7dc43 | 729 | sis5595_read_value(data, |
1da177e4 LT |
730 | SIS5595_REG_FAN_MIN(i)); |
731 | } | |
732 | if (data->maxins == 3) { | |
733 | data->temp = | |
17e7dc43 | 734 | sis5595_read_value(data, SIS5595_REG_TEMP); |
1da177e4 | 735 | data->temp_over = |
17e7dc43 | 736 | sis5595_read_value(data, SIS5595_REG_TEMP_OVER); |
1da177e4 | 737 | data->temp_hyst = |
17e7dc43 | 738 | sis5595_read_value(data, SIS5595_REG_TEMP_HYST); |
1da177e4 | 739 | } |
17e7dc43 | 740 | i = sis5595_read_value(data, SIS5595_REG_FANDIV); |
1da177e4 LT |
741 | data->fan_div[0] = (i >> 4) & 0x03; |
742 | data->fan_div[1] = i >> 6; | |
743 | data->alarms = | |
17e7dc43 JD |
744 | sis5595_read_value(data, SIS5595_REG_ALARM1) | |
745 | (sis5595_read_value(data, SIS5595_REG_ALARM2) << 8); | |
1da177e4 LT |
746 | data->last_updated = jiffies; |
747 | data->valid = 1; | |
748 | } | |
749 | ||
9a61bf63 | 750 | mutex_unlock(&data->update_lock); |
1da177e4 LT |
751 | |
752 | return data; | |
753 | } | |
754 | ||
600151b9 | 755 | static DEFINE_PCI_DEVICE_TABLE(sis5595_pci_ids) = { |
1da177e4 LT |
756 | { PCI_DEVICE(PCI_VENDOR_ID_SI, PCI_DEVICE_ID_SI_503) }, |
757 | { 0, } | |
758 | }; | |
759 | ||
760 | MODULE_DEVICE_TABLE(pci, sis5595_pci_ids); | |
761 | ||
a5977246 | 762 | static int blacklist[] = { |
1da177e4 LT |
763 | PCI_DEVICE_ID_SI_540, |
764 | PCI_DEVICE_ID_SI_550, | |
765 | PCI_DEVICE_ID_SI_630, | |
766 | PCI_DEVICE_ID_SI_645, | |
767 | PCI_DEVICE_ID_SI_730, | |
768 | PCI_DEVICE_ID_SI_735, | |
8fda79ec GR |
769 | PCI_DEVICE_ID_SI_5511, /* |
770 | * 5513 chip has the 0008 device but | |
771 | * that ID shows up in other chips so we | |
772 | * use the 5511 ID for recognition | |
773 | */ | |
1da177e4 LT |
774 | PCI_DEVICE_ID_SI_5597, |
775 | PCI_DEVICE_ID_SI_5598, | |
776 | 0 }; | |
777 | ||
6c931ae1 | 778 | static int sis5595_device_add(unsigned short address) |
17e7dc43 JD |
779 | { |
780 | struct resource res = { | |
781 | .start = address, | |
782 | .end = address + SIS5595_EXTENT - 1, | |
783 | .name = "sis5595", | |
784 | .flags = IORESOURCE_IO, | |
785 | }; | |
786 | int err; | |
787 | ||
b9acb64a JD |
788 | err = acpi_check_resource_conflict(&res); |
789 | if (err) | |
790 | goto exit; | |
791 | ||
17e7dc43 JD |
792 | pdev = platform_device_alloc("sis5595", address); |
793 | if (!pdev) { | |
794 | err = -ENOMEM; | |
4b2515db | 795 | pr_err("Device allocation failed\n"); |
17e7dc43 JD |
796 | goto exit; |
797 | } | |
798 | ||
799 | err = platform_device_add_resources(pdev, &res, 1); | |
800 | if (err) { | |
4b2515db | 801 | pr_err("Device resource addition failed (%d)\n", err); |
17e7dc43 JD |
802 | goto exit_device_put; |
803 | } | |
804 | ||
805 | err = platform_device_add(pdev); | |
806 | if (err) { | |
4b2515db | 807 | pr_err("Device addition failed (%d)\n", err); |
17e7dc43 JD |
808 | goto exit_device_put; |
809 | } | |
810 | ||
811 | return 0; | |
812 | ||
813 | exit_device_put: | |
814 | platform_device_put(pdev); | |
815 | exit: | |
816 | return err; | |
817 | } | |
818 | ||
6c931ae1 | 819 | static int sis5595_pci_probe(struct pci_dev *dev, |
1da177e4 LT |
820 | const struct pci_device_id *id) |
821 | { | |
17e7dc43 JD |
822 | u16 address; |
823 | u8 enable; | |
1da177e4 | 824 | int *i; |
1da177e4 LT |
825 | |
826 | for (i = blacklist; *i != 0; i++) { | |
5460a9d0 | 827 | struct pci_dev *d; |
8fda79ec GR |
828 | d = pci_get_device(PCI_VENDOR_ID_SI, *i, NULL); |
829 | if (d) { | |
830 | dev_err(&d->dev, | |
831 | "Looked for SIS5595 but found unsupported device %.4x\n", | |
832 | *i); | |
5460a9d0 | 833 | pci_dev_put(d); |
1da177e4 LT |
834 | return -ENODEV; |
835 | } | |
836 | } | |
8fda79ec | 837 | |
17e7dc43 JD |
838 | force_addr &= ~(SIS5595_EXTENT - 1); |
839 | if (force_addr) { | |
840 | dev_warn(&dev->dev, "Forcing ISA address 0x%x\n", force_addr); | |
841 | pci_write_config_word(dev, SIS5595_BASE_REG, force_addr); | |
842 | } | |
843 | ||
1da177e4 | 844 | if (PCIBIOS_SUCCESSFUL != |
17e7dc43 JD |
845 | pci_read_config_word(dev, SIS5595_BASE_REG, &address)) { |
846 | dev_err(&dev->dev, "Failed to read ISA address\n"); | |
1da177e4 | 847 | return -ENODEV; |
17e7dc43 | 848 | } |
8fda79ec | 849 | |
17e7dc43 JD |
850 | address &= ~(SIS5595_EXTENT - 1); |
851 | if (!address) { | |
8fda79ec GR |
852 | dev_err(&dev->dev, |
853 | "Base address not set - upgrade BIOS or use force_addr=0xaddr\n"); | |
1da177e4 | 854 | return -ENODEV; |
1da177e4 | 855 | } |
17e7dc43 JD |
856 | if (force_addr && address != force_addr) { |
857 | /* doesn't work for some chips? */ | |
858 | dev_err(&dev->dev, "Failed to force ISA address\n"); | |
859 | return -ENODEV; | |
860 | } | |
1da177e4 | 861 | |
17e7dc43 JD |
862 | if (PCIBIOS_SUCCESSFUL != |
863 | pci_read_config_byte(dev, SIS5595_ENABLE_REG, &enable)) { | |
864 | dev_err(&dev->dev, "Failed to read enable register\n"); | |
865 | return -ENODEV; | |
866 | } | |
867 | if (!(enable & 0x80)) { | |
868 | if ((PCIBIOS_SUCCESSFUL != | |
869 | pci_write_config_byte(dev, SIS5595_ENABLE_REG, | |
870 | enable | 0x80)) | |
871 | || (PCIBIOS_SUCCESSFUL != | |
872 | pci_read_config_byte(dev, SIS5595_ENABLE_REG, &enable)) | |
873 | || (!(enable & 0x80))) { | |
874 | /* doesn't work for some chips! */ | |
875 | dev_err(&dev->dev, "Failed to enable HWM device\n"); | |
876 | return -ENODEV; | |
877 | } | |
1da177e4 LT |
878 | } |
879 | ||
17e7dc43 JD |
880 | if (platform_driver_register(&sis5595_driver)) { |
881 | dev_dbg(&dev->dev, "Failed to register sis5595 driver\n"); | |
882 | goto exit; | |
883 | } | |
884 | ||
885 | s_bridge = pci_dev_get(dev); | |
886 | /* Sets global pdev as a side effect */ | |
887 | if (sis5595_device_add(address)) | |
888 | goto exit_unregister; | |
889 | ||
8fda79ec GR |
890 | /* |
891 | * Always return failure here. This is to allow other drivers to bind | |
1da177e4 LT |
892 | * to this pci device. We don't really want to have control over the |
893 | * pci device, we only wanted to read as few register values from it. | |
894 | */ | |
895 | return -ENODEV; | |
17e7dc43 JD |
896 | |
897 | exit_unregister: | |
898 | pci_dev_put(dev); | |
899 | platform_driver_unregister(&sis5595_driver); | |
900 | exit: | |
901 | return -ENODEV; | |
1da177e4 LT |
902 | } |
903 | ||
904 | static struct pci_driver sis5595_pci_driver = { | |
905 | .name = "sis5595", | |
906 | .id_table = sis5595_pci_ids, | |
907 | .probe = sis5595_pci_probe, | |
908 | }; | |
909 | ||
910 | static int __init sm_sis5595_init(void) | |
911 | { | |
912 | return pci_register_driver(&sis5595_pci_driver); | |
913 | } | |
914 | ||
915 | static void __exit sm_sis5595_exit(void) | |
916 | { | |
917 | pci_unregister_driver(&sis5595_pci_driver); | |
918 | if (s_bridge != NULL) { | |
17e7dc43 JD |
919 | platform_device_unregister(pdev); |
920 | platform_driver_unregister(&sis5595_driver); | |
1da177e4 LT |
921 | pci_dev_put(s_bridge); |
922 | s_bridge = NULL; | |
923 | } | |
924 | } | |
925 | ||
926 | MODULE_AUTHOR("Aurelien Jarno <aurelien@aurel32.net>"); | |
927 | MODULE_DESCRIPTION("SiS 5595 Sensor device"); | |
928 | MODULE_LICENSE("GPL"); | |
929 | ||
930 | module_init(sm_sis5595_init); | |
931 | module_exit(sm_sis5595_exit); |