projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
i2c-omap: add mpu wake up latency constraint in i2c
[deliverable/linux.git] / drivers / i2c / busses / i2c-omap.c
CommitLineData
010d442c
KS		 1/*
2 * TI OMAP I2C master mode driver
3 *
4 * Copyright (C) 2003 MontaVista Software, Inc.
010d442c 5 * Copyright (C) 2005 Nokia Corporation
c1a473bd 6 * Copyright (C) 2004 - 2007 Texas Instruments.
010d442c 7 *
c1a473bd
TL		 8 * Originally written by MontaVista Software, Inc.
9 * Additional contributions by:
10 * Tony Lindgren <tony@atomide.com>
11 * Imre Deak <imre.deak@nokia.com>
12 * Juha Yrjölä <juha.yrjola@solidboot.com>
13 * Syed Khasim <x0khasim@ti.com>
14 * Nishant Menon <nm@ti.com>
010d442c
KS		 15 *
16 * This program is free software; you can redistribute it and/or modify
17 * it under the terms of the GNU General Public License as published by
18 * the Free Software Foundation; either version 2 of the License, or
19 * (at your option) any later version.
20 *
21 * This program is distributed in the hope that it will be useful,
22 * but WITHOUT ANY WARRANTY; without even the implied warranty of
23 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
24 * GNU General Public License for more details.
25 *
26 * You should have received a copy of the GNU General Public License
27 * along with this program; if not, write to the Free Software
28 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
29 */
30
31#include <linux/module.h>
32#include <linux/delay.h>
33#include <linux/i2c.h>
34#include <linux/err.h>
35#include <linux/interrupt.h>
36#include <linux/completion.h>
37#include <linux/platform_device.h>
38#include <linux/clk.h>
c1a473bd 39#include <linux/io.h>
5a0e3ad6 40#include <linux/slab.h>
20c9d2c4 41#include <linux/i2c-omap.h>
010d442c 42
9c76b878
PW		 43/* I2C controller revisions */
44#define OMAP_I2C_REV_2 0x20
45
46/* I2C controller revisions present on specific hardware */
47#define OMAP_I2C_REV_ON_2430 0x36
48#define OMAP_I2C_REV_ON_3430 0x3C
f38e66e0 49#define OMAP_I2C_REV_ON_4430 0x40
9c76b878 50
010d442c
KS		 51/* timeout waiting for the controller to respond */
52#define OMAP_I2C_TIMEOUT (msecs_to_jiffies(1000))
53
5043e9e7 54/* For OMAP3 I2C_IV has changed to I2C_WE (wakeup enable) */
f38e66e0
SS		 55enum {
56 OMAP_I2C_REV_REG = 0,
57 OMAP_I2C_IE_REG,
58 OMAP_I2C_STAT_REG,
59 OMAP_I2C_IV_REG,
60 OMAP_I2C_WE_REG,
61 OMAP_I2C_SYSS_REG,
62 OMAP_I2C_BUF_REG,
63 OMAP_I2C_CNT_REG,
64 OMAP_I2C_DATA_REG,
65 OMAP_I2C_SYSC_REG,
66 OMAP_I2C_CON_REG,
67 OMAP_I2C_OA_REG,
68 OMAP_I2C_SA_REG,
69 OMAP_I2C_PSC_REG,
70 OMAP_I2C_SCLL_REG,
71 OMAP_I2C_SCLH_REG,
72 OMAP_I2C_SYSTEST_REG,
73 OMAP_I2C_BUFSTAT_REG,
74 OMAP_I2C_REVNB_LO,
75 OMAP_I2C_REVNB_HI,
76 OMAP_I2C_IRQSTATUS_RAW,
77 OMAP_I2C_IRQENABLE_SET,
78 OMAP_I2C_IRQENABLE_CLR,
79};
010d442c
KS		 80
81/* I2C Interrupt Enable Register (OMAP_I2C_IE): */
b6ee52c3
NM		 82#define OMAP_I2C_IE_XDR (1 << 14) /* TX Buffer drain int enable */
83#define OMAP_I2C_IE_RDR (1 << 13) /* RX Buffer drain int enable */
010d442c
KS		 84#define OMAP_I2C_IE_XRDY (1 << 4) /* TX data ready int enable */
85#define OMAP_I2C_IE_RRDY (1 << 3) /* RX data ready int enable */
86#define OMAP_I2C_IE_ARDY (1 << 2) /* Access ready int enable */
87#define OMAP_I2C_IE_NACK (1 << 1) /* No ack interrupt enable */
88#define OMAP_I2C_IE_AL (1 << 0) /* Arbitration lost int ena */
89
90/* I2C Status Register (OMAP_I2C_STAT): */
b6ee52c3
NM		 91#define OMAP_I2C_STAT_XDR (1 << 14) /* TX Buffer draining */
92#define OMAP_I2C_STAT_RDR (1 << 13) /* RX Buffer draining */
010d442c
KS		 93#define OMAP_I2C_STAT_BB (1 << 12) /* Bus busy */
94#define OMAP_I2C_STAT_ROVR (1 << 11) /* Receive overrun */
95#define OMAP_I2C_STAT_XUDF (1 << 10) /* Transmit underflow */
96#define OMAP_I2C_STAT_AAS (1 << 9) /* Address as slave */
97#define OMAP_I2C_STAT_AD0 (1 << 8) /* Address zero */
98#define OMAP_I2C_STAT_XRDY (1 << 4) /* Transmit data ready */
99#define OMAP_I2C_STAT_RRDY (1 << 3) /* Receive data ready */
100#define OMAP_I2C_STAT_ARDY (1 << 2) /* Register access ready */
101#define OMAP_I2C_STAT_NACK (1 << 1) /* No ack interrupt enable */
102#define OMAP_I2C_STAT_AL (1 << 0) /* Arbitration lost int ena */
103
5043e9e7
KJ		 104/* I2C WE wakeup enable register */
105#define OMAP_I2C_WE_XDR_WE (1 << 14) /* TX drain wakup */
106#define OMAP_I2C_WE_RDR_WE (1 << 13) /* RX drain wakeup */
107#define OMAP_I2C_WE_AAS_WE (1 << 9) /* Address as slave wakeup*/
108#define OMAP_I2C_WE_BF_WE (1 << 8) /* Bus free wakeup */
109#define OMAP_I2C_WE_STC_WE (1 << 6) /* Start condition wakeup */
110#define OMAP_I2C_WE_GC_WE (1 << 5) /* General call wakeup */
111#define OMAP_I2C_WE_DRDY_WE (1 << 3) /* TX/RX data ready wakeup */
112#define OMAP_I2C_WE_ARDY_WE (1 << 2) /* Reg access ready wakeup */
113#define OMAP_I2C_WE_NACK_WE (1 << 1) /* No acknowledgment wakeup */
114#define OMAP_I2C_WE_AL_WE (1 << 0) /* Arbitration lost wakeup */
115
116#define OMAP_I2C_WE_ALL (OMAP_I2C_WE_XDR_WE | OMAP_I2C_WE_RDR_WE | \
117 OMAP_I2C_WE_AAS_WE | OMAP_I2C_WE_BF_WE | \
118 OMAP_I2C_WE_STC_WE | OMAP_I2C_WE_GC_WE | \
119 OMAP_I2C_WE_DRDY_WE | OMAP_I2C_WE_ARDY_WE | \
120 OMAP_I2C_WE_NACK_WE | OMAP_I2C_WE_AL_WE)
121
010d442c
KS		 122/* I2C Buffer Configuration Register (OMAP_I2C_BUF): */
123#define OMAP_I2C_BUF_RDMA_EN (1 << 15) /* RX DMA channel enable */
b6ee52c3 124#define OMAP_I2C_BUF_RXFIF_CLR (1 << 14) /* RX FIFO Clear */
010d442c 125#define OMAP_I2C_BUF_XDMA_EN (1 << 7) /* TX DMA channel enable */
b6ee52c3 126#define OMAP_I2C_BUF_TXFIF_CLR (1 << 6) /* TX FIFO Clear */
010d442c
KS		 127
128/* I2C Configuration Register (OMAP_I2C_CON): */
129#define OMAP_I2C_CON_EN (1 << 15) /* I2C module enable */
130#define OMAP_I2C_CON_BE (1 << 14) /* Big endian mode */
b6ee52c3 131#define OMAP_I2C_CON_OPMODE_HS (1 << 12) /* High Speed support */
010d442c
KS		 132#define OMAP_I2C_CON_STB (1 << 11) /* Start byte mode (master) */
133#define OMAP_I2C_CON_MST (1 << 10) /* Master/slave mode */
134#define OMAP_I2C_CON_TRX (1 << 9) /* TX/RX mode (master only) */
135#define OMAP_I2C_CON_XA (1 << 8) /* Expand address */
136#define OMAP_I2C_CON_RM (1 << 2) /* Repeat mode (master only) */
137#define OMAP_I2C_CON_STP (1 << 1) /* Stop cond (master only) */
138#define OMAP_I2C_CON_STT (1 << 0) /* Start condition (master) */
139
4574eb68
SMK		 140/* I2C SCL time value when Master */
141#define OMAP_I2C_SCLL_HSSCLL 8
142#define OMAP_I2C_SCLH_HSSCLH 8
143
010d442c
KS		 144/* I2C System Test Register (OMAP_I2C_SYSTEST): */
145#ifdef DEBUG
146#define OMAP_I2C_SYSTEST_ST_EN (1 << 15) /* System test enable */
147#define OMAP_I2C_SYSTEST_FREE (1 << 14) /* Free running mode */
148#define OMAP_I2C_SYSTEST_TMODE_MASK (3 << 12) /* Test mode select */
149#define OMAP_I2C_SYSTEST_TMODE_SHIFT (12) /* Test mode select */
150#define OMAP_I2C_SYSTEST_SCL_I (1 << 3) /* SCL line sense in */
151#define OMAP_I2C_SYSTEST_SCL_O (1 << 2) /* SCL line drive out */
152#define OMAP_I2C_SYSTEST_SDA_I (1 << 1) /* SDA line sense in */
153#define OMAP_I2C_SYSTEST_SDA_O (1 << 0) /* SDA line drive out */
154#endif
155
fdd07fe6
PW		 156/* OCP_SYSSTATUS bit definitions */
157#define SYSS_RESETDONE_MASK (1 << 0)
158
159/* OCP_SYSCONFIG bit definitions */
160#define SYSC_CLOCKACTIVITY_MASK (0x3 << 8)
161#define SYSC_SIDLEMODE_MASK (0x3 << 3)
162#define SYSC_ENAWAKEUP_MASK (1 << 2)
163#define SYSC_SOFTRESET_MASK (1 << 1)
164#define SYSC_AUTOIDLE_MASK (1 << 0)
165
166#define SYSC_IDLEMODE_SMART 0x2
167#define SYSC_CLOCKACTIVITY_FCLK 0x2
010d442c 168
010d442c 169
010d442c
KS		 170struct omap_i2c_dev {
171 struct device *dev;
172 void __iomem *base; /* virtual */
173 int irq;
d84d3ea3 174 int reg_shift; /* bit shift for I2C register addresses */
010d442c
KS		 175 struct clk *iclk; /* Interface clock */
176 struct clk *fclk; /* Functional clock */
177 struct completion cmd_complete;
178 struct resource *ioarea;
20c9d2c4
KJ		 179 u32 latency; /* maximum mpu wkup latency */
180 void (*set_mpu_wkup_lat)(struct device *dev,
181 long latency);
4574eb68 182 u32 speed; /* Speed of bus in Khz */
010d442c
KS		 183 u16 cmd_err;
184 u8 *buf;
f38e66e0 185 u8 *regs;
010d442c
KS		 186 size_t buf_len;
187 struct i2c_adapter adapter;
b6ee52c3
NM		 188 u8 fifo_size; /* use as flag and value
189 * fifo_size==0 implies no fifo
190 * if set, should be trsh+1
191 */
9c76b878 192 u8 rev;
b6ee52c3 193 unsigned b_hw:1; /* bad h/w fixes */
f08ac4e7
TL		 194 unsigned idle:1;
195 u16 iestate; /* Saved interrupt register */
ef871432
RN		 196 u16 pscstate;
197 u16 scllstate;
198 u16 sclhstate;
199 u16 bufstate;
200 u16 syscstate;
201 u16 westate;
010d442c
KS		 202};
203
f38e66e0
SS		 204const static u8 reg_map[] = {
205 [OMAP_I2C_REV_REG] = 0x00,
206 [OMAP_I2C_IE_REG] = 0x01,
207 [OMAP_I2C_STAT_REG] = 0x02,
208 [OMAP_I2C_IV_REG] = 0x03,
209 [OMAP_I2C_WE_REG] = 0x03,
210 [OMAP_I2C_SYSS_REG] = 0x04,
211 [OMAP_I2C_BUF_REG] = 0x05,
212 [OMAP_I2C_CNT_REG] = 0x06,
213 [OMAP_I2C_DATA_REG] = 0x07,
214 [OMAP_I2C_SYSC_REG] = 0x08,
215 [OMAP_I2C_CON_REG] = 0x09,
216 [OMAP_I2C_OA_REG] = 0x0a,
217 [OMAP_I2C_SA_REG] = 0x0b,
218 [OMAP_I2C_PSC_REG] = 0x0c,
219 [OMAP_I2C_SCLL_REG] = 0x0d,
220 [OMAP_I2C_SCLH_REG] = 0x0e,
221 [OMAP_I2C_SYSTEST_REG] = 0x0f,
222 [OMAP_I2C_BUFSTAT_REG] = 0x10,
223};
224
225const static u8 omap4_reg_map[] = {
226 [OMAP_I2C_REV_REG] = 0x04,
227 [OMAP_I2C_IE_REG] = 0x2c,
228 [OMAP_I2C_STAT_REG] = 0x28,
229 [OMAP_I2C_IV_REG] = 0x34,
230 [OMAP_I2C_WE_REG] = 0x34,
231 [OMAP_I2C_SYSS_REG] = 0x90,
232 [OMAP_I2C_BUF_REG] = 0x94,
233 [OMAP_I2C_CNT_REG] = 0x98,
234 [OMAP_I2C_DATA_REG] = 0x9c,
235 [OMAP_I2C_SYSC_REG] = 0x20,
236 [OMAP_I2C_CON_REG] = 0xa4,
237 [OMAP_I2C_OA_REG] = 0xa8,
238 [OMAP_I2C_SA_REG] = 0xac,
239 [OMAP_I2C_PSC_REG] = 0xb0,
240 [OMAP_I2C_SCLL_REG] = 0xb4,
241 [OMAP_I2C_SCLH_REG] = 0xb8,
242 [OMAP_I2C_SYSTEST_REG] = 0xbC,
243 [OMAP_I2C_BUFSTAT_REG] = 0xc0,
244 [OMAP_I2C_REVNB_LO] = 0x00,
245 [OMAP_I2C_REVNB_HI] = 0x04,
246 [OMAP_I2C_IRQSTATUS_RAW] = 0x24,
247 [OMAP_I2C_IRQENABLE_SET] = 0x2c,
248 [OMAP_I2C_IRQENABLE_CLR] = 0x30,
249};
250
010d442c
KS		 251static inline void omap_i2c_write_reg(struct omap_i2c_dev *i2c_dev,
252 int reg, u16 val)
253{
f38e66e0
SS		 254 __raw_writew(val, i2c_dev->base +
255 (i2c_dev->regs[reg] << i2c_dev->reg_shift));
010d442c
KS		 256}
257
258static inline u16 omap_i2c_read_reg(struct omap_i2c_dev *i2c_dev, int reg)
259{
f38e66e0
SS		 260 return __raw_readw(i2c_dev->base +
261 (i2c_dev->regs[reg] << i2c_dev->reg_shift));
010d442c
KS		 262}
263
510be9c9 264static int __init omap_i2c_get_clocks(struct omap_i2c_dev *dev)
010d442c 265{
5fe23380
RK		 266 int ret;
267
268 dev->iclk = clk_get(dev->dev, "ick");
269 if (IS_ERR(dev->iclk)) {
270 ret = PTR_ERR(dev->iclk);
271 dev->iclk = NULL;
272 return ret;
010d442c
KS		 273 }
274
1d14de08 275 dev->fclk = clk_get(dev->dev, "fck");
010d442c 276 if (IS_ERR(dev->fclk)) {
5fe23380 277 ret = PTR_ERR(dev->fclk);
010d442c
KS		 278 if (dev->iclk != NULL) {
279 clk_put(dev->iclk);
280 dev->iclk = NULL;
281 }
282 dev->fclk = NULL;
5fe23380 283 return ret;
010d442c
KS		 284 }
285
286 return 0;
287}
288
289static void omap_i2c_put_clocks(struct omap_i2c_dev *dev)
290{
291 clk_put(dev->fclk);
292 dev->fclk = NULL;
5fe23380
RK		 293 clk_put(dev->iclk);
294 dev->iclk = NULL;
010d442c
KS		 295}
296
f08ac4e7 297static void omap_i2c_unidle(struct omap_i2c_dev *dev)
010d442c 298{
3831f154
PW		 299 WARN_ON(!dev->idle);
300
5fe23380 301 clk_enable(dev->iclk);
010d442c 302 clk_enable(dev->fclk);
ef871432
RN		 303 if (cpu_is_omap34xx()) {
304 omap_i2c_write_reg(dev, OMAP_I2C_CON_REG, 0);
305 omap_i2c_write_reg(dev, OMAP_I2C_PSC_REG, dev->pscstate);
306 omap_i2c_write_reg(dev, OMAP_I2C_SCLL_REG, dev->scllstate);
307 omap_i2c_write_reg(dev, OMAP_I2C_SCLH_REG, dev->sclhstate);
308 omap_i2c_write_reg(dev, OMAP_I2C_BUF_REG, dev->bufstate);
309 omap_i2c_write_reg(dev, OMAP_I2C_SYSC_REG, dev->syscstate);
310 omap_i2c_write_reg(dev, OMAP_I2C_WE_REG, dev->westate);
311 omap_i2c_write_reg(dev, OMAP_I2C_CON_REG, OMAP_I2C_CON_EN);
312 }
0cbbcffd 313 dev->idle = 0;
07ac31f6
CM		 314
315 /*
316 * Don't write to this register if the IE state is 0 as it can
317 * cause deadlock.
318 */
319 if (dev->iestate)
320 omap_i2c_write_reg(dev, OMAP_I2C_IE_REG, dev->iestate);
010d442c
KS		 321}
322
f08ac4e7 323static void omap_i2c_idle(struct omap_i2c_dev *dev)
010d442c 324{
f08ac4e7
TL		 325 u16 iv;
326
3831f154
PW		 327 WARN_ON(dev->idle);
328
f08ac4e7 329 dev->iestate = omap_i2c_read_reg(dev, OMAP_I2C_IE_REG);
f38e66e0
SS		 330 if (dev->rev >= OMAP_I2C_REV_ON_4430)
331 omap_i2c_write_reg(dev, OMAP_I2C_IRQENABLE_CLR, 1);
332 else
333 omap_i2c_write_reg(dev, OMAP_I2C_IE_REG, 0);
334
9c76b878 335 if (dev->rev < OMAP_I2C_REV_2) {
c1a473bd 336 iv = omap_i2c_read_reg(dev, OMAP_I2C_IV_REG); /* Read clears */
0cbbcffd 337 } else {
f08ac4e7 338 omap_i2c_write_reg(dev, OMAP_I2C_STAT_REG, dev->iestate);
0cbbcffd
PW		 339
340 /* Flush posted write before the dev->idle store occurs */
341 omap_i2c_read_reg(dev, OMAP_I2C_STAT_REG);
342 }
343 dev->idle = 1;
f08ac4e7 344 clk_disable(dev->fclk);
5fe23380 345 clk_disable(dev->iclk);
010d442c
KS		 346}
347
348static int omap_i2c_init(struct omap_i2c_dev *dev)
349{
ef871432 350 u16 psc = 0, scll = 0, sclh = 0, buf = 0;
4574eb68 351 u16 fsscll = 0, fssclh = 0, hsscll = 0, hssclh = 0;
010d442c
KS		 352 unsigned long fclk_rate = 12000000;
353 unsigned long timeout;
4574eb68 354 unsigned long internal_clk = 0;
010d442c 355
9c76b878 356 if (dev->rev >= OMAP_I2C_REV_2) {
57eb81b1
MG		 357 /* Disable I2C controller before soft reset */
358 omap_i2c_write_reg(dev, OMAP_I2C_CON_REG,
359 omap_i2c_read_reg(dev, OMAP_I2C_CON_REG) &
360 ~(OMAP_I2C_CON_EN));
361
fdd07fe6 362 omap_i2c_write_reg(dev, OMAP_I2C_SYSC_REG, SYSC_SOFTRESET_MASK);
010d442c
KS		 363 /* For some reason we need to set the EN bit before the
364 * reset done bit gets set. */
365 timeout = jiffies + OMAP_I2C_TIMEOUT;
366 omap_i2c_write_reg(dev, OMAP_I2C_CON_REG, OMAP_I2C_CON_EN);
367 while (!(omap_i2c_read_reg(dev, OMAP_I2C_SYSS_REG) &
fdd07fe6 368 SYSS_RESETDONE_MASK)) {
010d442c 369 if (time_after(jiffies, timeout)) {
fce3ff03 370 dev_warn(dev->dev, "timeout waiting "
010d442c
KS		 371 "for controller reset\n");
372 return -ETIMEDOUT;
373 }
374 msleep(1);
375 }
fdd07fe6
PW		 376
377 /* SYSC register is cleared by the reset; rewrite it */
378 if (dev->rev == OMAP_I2C_REV_ON_2430) {
379
380 omap_i2c_write_reg(dev, OMAP_I2C_SYSC_REG,
381 SYSC_AUTOIDLE_MASK);
382
383 } else if (dev->rev >= OMAP_I2C_REV_ON_3430) {
ef871432
RN		 384 dev->syscstate = SYSC_AUTOIDLE_MASK;
385 dev->syscstate |= SYSC_ENAWAKEUP_MASK;
386 dev->syscstate |= (SYSC_IDLEMODE_SMART <<
fdd07fe6 387 __ffs(SYSC_SIDLEMODE_MASK));
ef871432 388 dev->syscstate |= (SYSC_CLOCKACTIVITY_FCLK <<
fdd07fe6
PW		 389 __ffs(SYSC_CLOCKACTIVITY_MASK));
390
ef871432
RN		 391 omap_i2c_write_reg(dev, OMAP_I2C_SYSC_REG,
392 dev->syscstate);
5043e9e7
KJ		 393 /*
394 * Enabling all wakup sources to stop I2C freezing on
395 * WFI instruction.
396 * REVISIT: Some wkup sources might not be needed.
397 */
ef871432 398 dev->westate = OMAP_I2C_WE_ALL;
f38e66e0
SS		 399 if (dev->rev < OMAP_I2C_REV_ON_4430)
400 omap_i2c_write_reg(dev, OMAP_I2C_WE_REG,
401 dev->westate);
fdd07fe6 402 }
010d442c
KS		 403 }
404 omap_i2c_write_reg(dev, OMAP_I2C_CON_REG, 0);
405
406 if (cpu_class_is_omap1()) {
0e9ae109
RK		 407 /*
408 * The I2C functional clock is the armxor_ck, so there's
409 * no need to get "armxor_ck" separately. Now, if OMAP2420
410 * always returns 12MHz for the functional clock, we can
411 * do this bit unconditionally.
412 */
413 fclk_rate = clk_get_rate(dev->fclk);
414
010d442c
KS		 415 /* TRM for 5912 says the I2C clock must be prescaled to be
416 * between 7 - 12 MHz. The XOR input clock is typically
417 * 12, 13 or 19.2 MHz. So we should have code that produces:
418 *
419 * XOR MHz Divider Prescaler
420 * 12 1 0
421 * 13 2 1
422 * 19.2 2 1
423 */
d7aef138
JD		 424 if (fclk_rate > 12000000)
425 psc = fclk_rate / 12000000;
010d442c
KS		 426 }
427
f38e66e0 428 if (!(cpu_class_is_omap1() || cpu_is_omap2420())) {
4574eb68 429
84bf2c86
AK		 430 /*
431 * HSI2C controller internal clk rate should be 19.2 Mhz for
432 * HS and for all modes on 2430. On 34xx we can use lower rate
433 * to get longer filter period for better noise suppression.
434 * The filter is iclk (fclk for HS) period.
435 */
ff0f2426 436 if (dev->speed > 400 || cpu_is_omap2430())
84bf2c86
AK		 437 internal_clk = 19200;
438 else if (dev->speed > 100)
439 internal_clk = 9600;
440 else
441 internal_clk = 4000;
4574eb68
SMK		 442 fclk_rate = clk_get_rate(dev->fclk) / 1000;
443
444 /* Compute prescaler divisor */
445 psc = fclk_rate / internal_clk;
446 psc = psc - 1;
447
448 /* If configured for High Speed */
449 if (dev->speed > 400) {
baf46b4e
AK		 450 unsigned long scl;
451
4574eb68 452 /* For first phase of HS mode */
baf46b4e
AK		 453 scl = internal_clk / 400;
454 fsscll = scl - (scl / 3) - 7;
455 fssclh = (scl / 3) - 5;
4574eb68
SMK		 456
457 /* For second phase of HS mode */
baf46b4e
AK		 458 scl = fclk_rate / dev->speed;
459 hsscll = scl - (scl / 3) - 7;
460 hssclh = (scl / 3) - 5;
461 } else if (dev->speed > 100) {
462 unsigned long scl;
463
464 /* Fast mode */
465 scl = internal_clk / dev->speed;
466 fsscll = scl - (scl / 3) - 7;
467 fssclh = (scl / 3) - 5;
4574eb68 468 } else {
baf46b4e
AK		 469 /* Standard mode */
470 fsscll = internal_clk / (dev->speed * 2) - 7;
471 fssclh = internal_clk / (dev->speed * 2) - 5;
4574eb68
SMK		 472 }
473 scll = (hsscll << OMAP_I2C_SCLL_HSSCLL) | fsscll;
474 sclh = (hssclh << OMAP_I2C_SCLH_HSSCLH) | fssclh;
475 } else {
476 /* Program desired operating rate */
477 fclk_rate /= (psc + 1) * 1000;
478 if (psc > 2)
479 psc = 2;
480 scll = fclk_rate / (dev->speed * 2) - 7 + psc;
481 sclh = fclk_rate / (dev->speed * 2) - 7 + psc;
482 }
483
010d442c
KS		 484 /* Setup clock prescaler to obtain approx 12MHz I2C module clock: */
485 omap_i2c_write_reg(dev, OMAP_I2C_PSC_REG, psc);
486
4574eb68
SMK		 487 /* SCL low and high time values */
488 omap_i2c_write_reg(dev, OMAP_I2C_SCLL_REG, scll);
489 omap_i2c_write_reg(dev, OMAP_I2C_SCLH_REG, sclh);
010d442c 490
ef871432
RN		 491 if (dev->fifo_size) {
492 /* Note: setup required fifo size - 1. RTRSH and XTRSH */
493 buf = (dev->fifo_size - 1) << 8 | OMAP_I2C_BUF_RXFIF_CLR |
494 (dev->fifo_size - 1) | OMAP_I2C_BUF_TXFIF_CLR;
495 omap_i2c_write_reg(dev, OMAP_I2C_BUF_REG, buf);
496 }
b6ee52c3 497
010d442c
KS		 498 /* Take the I2C module out of reset: */
499 omap_i2c_write_reg(dev, OMAP_I2C_CON_REG, OMAP_I2C_CON_EN);
500
501 /* Enable interrupts */
ef871432 502 dev->iestate = (OMAP_I2C_IE_XRDY | OMAP_I2C_IE_RRDY |
c1a473bd
TL		 503 OMAP_I2C_IE_ARDY | OMAP_I2C_IE_NACK |
504 OMAP_I2C_IE_AL) | ((dev->fifo_size) ?
ef871432
RN		 505 (OMAP_I2C_IE_RDR | OMAP_I2C_IE_XDR) : 0);
506 omap_i2c_write_reg(dev, OMAP_I2C_IE_REG, dev->iestate);
507 if (cpu_is_omap34xx()) {
508 dev->pscstate = psc;
509 dev->scllstate = scll;
510 dev->sclhstate = sclh;
511 dev->bufstate = buf;
512 }
010d442c
KS		 513 return 0;
514}
515
516/*
517 * Waiting on Bus Busy
518 */
519static int omap_i2c_wait_for_bb(struct omap_i2c_dev *dev)
520{
521 unsigned long timeout;
522
523 timeout = jiffies + OMAP_I2C_TIMEOUT;
524 while (omap_i2c_read_reg(dev, OMAP_I2C_STAT_REG) & OMAP_I2C_STAT_BB) {
525 if (time_after(jiffies, timeout)) {
526 dev_warn(dev->dev, "timeout waiting for bus ready\n");
527 return -ETIMEDOUT;
528 }
529 msleep(1);
530 }
531
532 return 0;
533}
534
535/*
536 * Low level master read/write transaction.
537 */
538static int omap_i2c_xfer_msg(struct i2c_adapter *adap,
539 struct i2c_msg *msg, int stop)
540{
541 struct omap_i2c_dev *dev = i2c_get_adapdata(adap);
542 int r;
543 u16 w;
544
545 dev_dbg(dev->dev, "addr: 0x%04x, len: %d, flags: 0x%x, stop: %d\n",
546 msg->addr, msg->len, msg->flags, stop);
547
548 if (msg->len == 0)
549 return -EINVAL;
550
551 omap_i2c_write_reg(dev, OMAP_I2C_SA_REG, msg->addr);
552
553 /* REVISIT: Could the STB bit of I2C_CON be used with probing? */
554 dev->buf = msg->buf;
555 dev->buf_len = msg->len;
556
557 omap_i2c_write_reg(dev, OMAP_I2C_CNT_REG, dev->buf_len);
558
b6ee52c3
NM		 559 /* Clear the FIFO Buffers */
560 w = omap_i2c_read_reg(dev, OMAP_I2C_BUF_REG);
561 w |= OMAP_I2C_BUF_RXFIF_CLR | OMAP_I2C_BUF_TXFIF_CLR;
562 omap_i2c_write_reg(dev, OMAP_I2C_BUF_REG, w);
563
010d442c
KS		 564 init_completion(&dev->cmd_complete);
565 dev->cmd_err = 0;
566
567 w = OMAP_I2C_CON_EN | OMAP_I2C_CON_MST | OMAP_I2C_CON_STT;
4574eb68
SMK		 568
569 /* High speed configuration */
570 if (dev->speed > 400)
b6ee52c3 571 w |= OMAP_I2C_CON_OPMODE_HS;
4574eb68 572
010d442c
KS		 573 if (msg->flags & I2C_M_TEN)
574 w |= OMAP_I2C_CON_XA;
575 if (!(msg->flags & I2C_M_RD))
576 w |= OMAP_I2C_CON_TRX;
c1a473bd 577
b6ee52c3 578 if (!dev->b_hw && stop)
010d442c 579 w |= OMAP_I2C_CON_STP;
c1a473bd 580
010d442c
KS		 581 omap_i2c_write_reg(dev, OMAP_I2C_CON_REG, w);
582
b6ee52c3
NM		 583 /*
584 * Don't write stt and stp together on some hardware.
585 */
586 if (dev->b_hw && stop) {
587 unsigned long delay = jiffies + OMAP_I2C_TIMEOUT;
588 u16 con = omap_i2c_read_reg(dev, OMAP_I2C_CON_REG);
589 while (con & OMAP_I2C_CON_STT) {
590 con = omap_i2c_read_reg(dev, OMAP_I2C_CON_REG);
591
592 /* Let the user know if i2c is in a bad state */
593 if (time_after(jiffies, delay)) {
594 dev_err(dev->dev, "controller timed out "
595 "waiting for start condition to finish\n");
596 return -ETIMEDOUT;
597 }
598 cpu_relax();
599 }
600
601 w |= OMAP_I2C_CON_STP;
602 w &= ~OMAP_I2C_CON_STT;
603 omap_i2c_write_reg(dev, OMAP_I2C_CON_REG, w);
604 }
605
b7af349b
JN		 606 /*
607 * REVISIT: We should abort the transfer on signals, but the bus goes
608 * into arbitration and we're currently unable to recover from it.
609 */
20c9d2c4
KJ		 610 if (dev->set_mpu_wkup_lat != NULL)
611 dev->set_mpu_wkup_lat(dev->dev, dev->latency);
b7af349b
JN		 612 r = wait_for_completion_timeout(&dev->cmd_complete,
613 OMAP_I2C_TIMEOUT);
20c9d2c4
KJ		 614 if (dev->set_mpu_wkup_lat != NULL)
615 dev->set_mpu_wkup_lat(dev->dev, -1);
010d442c
KS		 616 dev->buf_len = 0;
617 if (r < 0)
618 return r;
619 if (r == 0) {
620 dev_err(dev->dev, "controller timed out\n");
621 omap_i2c_init(dev);
622 return -ETIMEDOUT;
623 }
624
625 if (likely(!dev->cmd_err))
626 return 0;
627
628 /* We have an error */
629 if (dev->cmd_err & (OMAP_I2C_STAT_AL | OMAP_I2C_STAT_ROVR |
630 OMAP_I2C_STAT_XUDF)) {
631 omap_i2c_init(dev);
632 return -EIO;
633 }
634
635 if (dev->cmd_err & OMAP_I2C_STAT_NACK) {
636 if (msg->flags & I2C_M_IGNORE_NAK)
637 return 0;
638 if (stop) {
639 w = omap_i2c_read_reg(dev, OMAP_I2C_CON_REG);
640 w |= OMAP_I2C_CON_STP;
641 omap_i2c_write_reg(dev, OMAP_I2C_CON_REG, w);
642 }
643 return -EREMOTEIO;
644 }
645 return -EIO;
646}
647
648
649/*
650 * Prepare controller for a transaction and call omap_i2c_xfer_msg
651 * to do the work during IRQ processing.
652 */
653static int
654omap_i2c_xfer(struct i2c_adapter *adap, struct i2c_msg msgs[], int num)
655{
656 struct omap_i2c_dev *dev = i2c_get_adapdata(adap);
657 int i;
658 int r;
659
f08ac4e7 660 omap_i2c_unidle(dev);
010d442c 661
c1a473bd
TL		 662 r = omap_i2c_wait_for_bb(dev);
663 if (r < 0)
010d442c
KS		 664 goto out;
665
666 for (i = 0; i < num; i++) {
667 r = omap_i2c_xfer_msg(adap, &msgs[i], (i == (num - 1)));
668 if (r != 0)
669 break;
670 }
671
672 if (r == 0)
673 r = num;
674out:
f08ac4e7 675 omap_i2c_idle(dev);
010d442c
KS		 676 return r;
677}
678
679static u32
680omap_i2c_func(struct i2c_adapter *adap)
681{
682 return I2C_FUNC_I2C | (I2C_FUNC_SMBUS_EMUL & ~I2C_FUNC_SMBUS_QUICK);
683}
684
685static inline void
686omap_i2c_complete_cmd(struct omap_i2c_dev *dev, u16 err)
687{
688 dev->cmd_err |= err;
689 complete(&dev->cmd_complete);
690}
691
692static inline void
693omap_i2c_ack_stat(struct omap_i2c_dev *dev, u16 stat)
694{
695 omap_i2c_write_reg(dev, OMAP_I2C_STAT_REG, stat);
696}
697
43469d8e
PW		 698/* rev1 devices are apparently only on some 15xx */
699#ifdef CONFIG_ARCH_OMAP15XX
700
010d442c 701static irqreturn_t
7d12e780 702omap_i2c_rev1_isr(int this_irq, void *dev_id)
010d442c
KS		 703{
704 struct omap_i2c_dev *dev = dev_id;
705 u16 iv, w;
706
f08ac4e7
TL		 707 if (dev->idle)
708 return IRQ_NONE;
709
010d442c
KS		 710 iv = omap_i2c_read_reg(dev, OMAP_I2C_IV_REG);
711 switch (iv) {
712 case 0x00: /* None */
713 break;
714 case 0x01: /* Arbitration lost */
715 dev_err(dev->dev, "Arbitration lost\n");
716 omap_i2c_complete_cmd(dev, OMAP_I2C_STAT_AL);
717 break;
718 case 0x02: /* No acknowledgement */
719 omap_i2c_complete_cmd(dev, OMAP_I2C_STAT_NACK);
720 omap_i2c_write_reg(dev, OMAP_I2C_CON_REG, OMAP_I2C_CON_STP);
721 break;
722 case 0x03: /* Register access ready */
723 omap_i2c_complete_cmd(dev, 0);
724 break;
725 case 0x04: /* Receive data ready */
726 if (dev->buf_len) {
727 w = omap_i2c_read_reg(dev, OMAP_I2C_DATA_REG);
728 *dev->buf++ = w;
729 dev->buf_len--;
730 if (dev->buf_len) {
731 *dev->buf++ = w >> 8;
732 dev->buf_len--;
733 }
734 } else
735 dev_err(dev->dev, "RRDY IRQ while no data requested\n");
736 break;
737 case 0x05: /* Transmit data ready */
738 if (dev->buf_len) {
739 w = *dev->buf++;
740 dev->buf_len--;
741 if (dev->buf_len) {
742 w |= *dev->buf++ << 8;
743 dev->buf_len--;
744 }
745 omap_i2c_write_reg(dev, OMAP_I2C_DATA_REG, w);
746 } else
747 dev_err(dev->dev, "XRDY IRQ while no data to send\n");
748 break;
749 default:
750 return IRQ_NONE;
751 }
752
753 return IRQ_HANDLED;
754}
43469d8e 755#else
c1a473bd 756#define omap_i2c_rev1_isr NULL
43469d8e 757#endif
010d442c
KS		 758
759static irqreturn_t
7d12e780 760omap_i2c_isr(int this_irq, void *dev_id)
010d442c
KS		 761{
762 struct omap_i2c_dev *dev = dev_id;
763 u16 bits;
764 u16 stat, w;
b6ee52c3 765 int err, count = 0;
010d442c 766
f08ac4e7
TL		 767 if (dev->idle)
768 return IRQ_NONE;
769
010d442c
KS		 770 bits = omap_i2c_read_reg(dev, OMAP_I2C_IE_REG);
771 while ((stat = (omap_i2c_read_reg(dev, OMAP_I2C_STAT_REG))) & bits) {
772 dev_dbg(dev->dev, "IRQ (ISR = 0x%04x)\n", stat);
773 if (count++ == 100) {
774 dev_warn(dev->dev, "Too much work in one IRQ\n");
775 break;
776 }
777
cd086d3a
SM		 778 err = 0;
779complete:
dcc4ec26
NM		 780 /*
781 * Ack the stat in one go, but [R/X]DR and [R/X]RDY should be
782 * acked after the data operation is complete.
783 * Ref: TRM SWPU114Q Figure 18-31
784 */
785 omap_i2c_write_reg(dev, OMAP_I2C_STAT_REG, stat &
786 ~(OMAP_I2C_STAT_RRDY | OMAP_I2C_STAT_RDR |
787 OMAP_I2C_STAT_XRDY | OMAP_I2C_STAT_XDR));
010d442c 788
b6ee52c3
NM		 789 if (stat & OMAP_I2C_STAT_NACK) {
790 err |= OMAP_I2C_STAT_NACK;
791 omap_i2c_write_reg(dev, OMAP_I2C_CON_REG,
792 OMAP_I2C_CON_STP);
010d442c 793 }
b6ee52c3
NM		 794 if (stat & OMAP_I2C_STAT_AL) {
795 dev_err(dev->dev, "Arbitration lost\n");
796 err |= OMAP_I2C_STAT_AL;
797 }
798 if (stat & (OMAP_I2C_STAT_ARDY | OMAP_I2C_STAT_NACK |
04c688dd 799 OMAP_I2C_STAT_AL)) {
dd11976a
MS		 800 omap_i2c_ack_stat(dev, stat &
801 (OMAP_I2C_STAT_RRDY | OMAP_I2C_STAT_RDR |
802 OMAP_I2C_STAT_XRDY | OMAP_I2C_STAT_XDR));
b6ee52c3 803 omap_i2c_complete_cmd(dev, err);
04c688dd
SM		 804 return IRQ_HANDLED;
805 }
b6ee52c3
NM		 806 if (stat & (OMAP_I2C_STAT_RRDY | OMAP_I2C_STAT_RDR)) {
807 u8 num_bytes = 1;
808 if (dev->fifo_size) {
809 if (stat & OMAP_I2C_STAT_RRDY)
810 num_bytes = dev->fifo_size;
bfb6b658
SM		 811 else /* read RXSTAT on RDR interrupt */
812 num_bytes = (omap_i2c_read_reg(dev,
813 OMAP_I2C_BUFSTAT_REG)
814 >> 8) & 0x3F;
b6ee52c3
NM		 815 }
816 while (num_bytes) {
817 num_bytes--;
818 w = omap_i2c_read_reg(dev, OMAP_I2C_DATA_REG);
010d442c 819 if (dev->buf_len) {
b6ee52c3 820 *dev->buf++ = w;
010d442c 821 dev->buf_len--;
f38e66e0
SS		 822 /*
823 * Data reg in 2430, omap3 and
824 * omap4 is 8 bit wide
825 */
826 if (cpu_class_is_omap1() ||
827 cpu_is_omap2420()) {
b6ee52c3
NM		 828 if (dev->buf_len) {
829 *dev->buf++ = w >> 8;
830 dev->buf_len--;
831 }
832 }
833 } else {
834 if (stat & OMAP_I2C_STAT_RRDY)
835 dev_err(dev->dev,
836 "RRDY IRQ while no data"
837 " requested\n");
838 if (stat & OMAP_I2C_STAT_RDR)
839 dev_err(dev->dev,
840 "RDR IRQ while no data"
841 " requested\n");
842 break;
010d442c 843 }
b6ee52c3
NM		 844 }
845 omap_i2c_ack_stat(dev,
846 stat & (OMAP_I2C_STAT_RRDY | OMAP_I2C_STAT_RDR));
010d442c
KS		 847 continue;
848 }
b6ee52c3
NM		 849 if (stat & (OMAP_I2C_STAT_XRDY | OMAP_I2C_STAT_XDR)) {
850 u8 num_bytes = 1;
851 if (dev->fifo_size) {
852 if (stat & OMAP_I2C_STAT_XRDY)
853 num_bytes = dev->fifo_size;
bfb6b658 854 else /* read TXSTAT on XDR interrupt */
b6ee52c3 855 num_bytes = omap_i2c_read_reg(dev,
bfb6b658
SM		 856 OMAP_I2C_BUFSTAT_REG)
857 & 0x3F;
b6ee52c3
NM		 858 }
859 while (num_bytes) {
860 num_bytes--;
861 w = 0;
010d442c 862 if (dev->buf_len) {
b6ee52c3 863 w = *dev->buf++;
010d442c 864 dev->buf_len--;
f38e66e0
SS		 865 /*
866 * Data reg in 2430, omap3 and
867 * omap4 is 8 bit wide
868 */
869 if (cpu_class_is_omap1() ||
870 cpu_is_omap2420()) {
b6ee52c3
NM		 871 if (dev->buf_len) {
872 w |= *dev->buf++ << 8;
873 dev->buf_len--;
874 }
875 }
876 } else {
877 if (stat & OMAP_I2C_STAT_XRDY)
878 dev_err(dev->dev,
879 "XRDY IRQ while no "
880 "data to send\n");
881 if (stat & OMAP_I2C_STAT_XDR)
882 dev_err(dev->dev,
883 "XDR IRQ while no "
884 "data to send\n");
885 break;
010d442c 886 }
cd086d3a
SM		 887
888 /*
889 * OMAP3430 Errata 1.153: When an XRDY/XDR
890 * is hit, wait for XUDF before writing data
891 * to DATA_REG. Otherwise some data bytes can
892 * be lost while transferring them from the
893 * memory to the I2C interface.
894 */
895
61149787 896 if (dev->rev <= OMAP_I2C_REV_ON_3430) {
cd086d3a
SM		 897 while (!(stat & OMAP_I2C_STAT_XUDF)) {
898 if (stat & (OMAP_I2C_STAT_NACK | OMAP_I2C_STAT_AL)) {
899 omap_i2c_ack_stat(dev, stat & (OMAP_I2C_STAT_XRDY | OMAP_I2C_STAT_XDR));
900 err |= OMAP_I2C_STAT_XUDF;
901 goto complete;
902 }
903 cpu_relax();
904 stat = omap_i2c_read_reg(dev, OMAP_I2C_STAT_REG);
905 }
906 }
907
b6ee52c3
NM		 908 omap_i2c_write_reg(dev, OMAP_I2C_DATA_REG, w);
909 }
910 omap_i2c_ack_stat(dev,
911 stat & (OMAP_I2C_STAT_XRDY | OMAP_I2C_STAT_XDR));
010d442c
KS		 912 continue;
913 }
914 if (stat & OMAP_I2C_STAT_ROVR) {
915 dev_err(dev->dev, "Receive overrun\n");
916 dev->cmd_err |= OMAP_I2C_STAT_ROVR;
917 }
918 if (stat & OMAP_I2C_STAT_XUDF) {
b6ee52c3 919 dev_err(dev->dev, "Transmit underflow\n");
010d442c
KS		 920 dev->cmd_err |= OMAP_I2C_STAT_XUDF;
921 }
010d442c
KS		 922 }
923
924 return count ? IRQ_HANDLED : IRQ_NONE;
925}
926
8f9082c5 927static const struct i2c_algorithm omap_i2c_algo = {
010d442c
KS		 928 .master_xfer = omap_i2c_xfer,
929 .functionality = omap_i2c_func,
930};
931
1139aea9 932static int __devinit
010d442c
KS		 933omap_i2c_probe(struct platform_device *pdev)
934{
935 struct omap_i2c_dev *dev;
936 struct i2c_adapter *adap;
937 struct resource *mem, *irq, *ioarea;
20c9d2c4 938 struct omap_i2c_bus_platform_data *pdata = pdev->dev.platform_data;
e355204e 939 irq_handler_t isr;
010d442c 940 int r;
3d522fb4 941 u32 speed = 0;
010d442c
KS		 942
943 /* NOTE: driver uses the static register mapping */
944 mem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
945 if (!mem) {
946 dev_err(&pdev->dev, "no mem resource?\n");
947 return -ENODEV;
948 }
949 irq = platform_get_resource(pdev, IORESOURCE_IRQ, 0);
950 if (!irq) {
951 dev_err(&pdev->dev, "no irq resource?\n");
952 return -ENODEV;
953 }
954
59330825 955 ioarea = request_mem_region(mem->start, resource_size(mem),
010d442c
KS		 956 pdev->name);
957 if (!ioarea) {
958 dev_err(&pdev->dev, "I2C region already claimed\n");
959 return -EBUSY;
960 }
961
010d442c
KS		 962 dev = kzalloc(sizeof(struct omap_i2c_dev), GFP_KERNEL);
963 if (!dev) {
964 r = -ENOMEM;
965 goto err_release_region;
966 }
967
20c9d2c4
KJ		 968 if (pdata != NULL) {
969 speed = pdata->clkrate;
970 dev->set_mpu_wkup_lat = pdata->set_mpu_wkup_lat;
971 } else {
972 speed = 100; /* Default speed */
973 dev->set_mpu_wkup_lat = NULL;
974 }
4574eb68 975
3d522fb4 976 dev->speed = speed;
3831f154 977 dev->idle = 1;
010d442c
KS		 978 dev->dev = &pdev->dev;
979 dev->irq = irq->start;
c6ffddea 980 dev->base = ioremap(mem->start, resource_size(mem));
55c381e4
RK		 981 if (!dev->base) {
982 r = -ENOMEM;
983 goto err_free_mem;
984 }
985
010d442c
KS		 986 platform_set_drvdata(pdev, dev);
987
7c6bd201
MW		 988 if (cpu_is_omap7xx())
989 dev->reg_shift = 1;
f38e66e0
SS		 990 else if (cpu_is_omap44xx())
991 dev->reg_shift = 0;
7c6bd201
MW		 992 else
993 dev->reg_shift = 2;
994
010d442c 995 if ((r = omap_i2c_get_clocks(dev)) != 0)
55c381e4 996 goto err_iounmap;
010d442c 997
f38e66e0
SS		 998 if (cpu_is_omap44xx())
999 dev->regs = (u8 *) omap4_reg_map;
1000 else
1001 dev->regs = (u8 *) reg_map;
1002
f08ac4e7 1003 omap_i2c_unidle(dev);
010d442c 1004
9c76b878 1005 dev->rev = omap_i2c_read_reg(dev, OMAP_I2C_REV_REG) & 0xff;
010d442c 1006
f38e66e0 1007 if (!(cpu_class_is_omap1() || cpu_is_omap2420())) {
b6ee52c3
NM		 1008 u16 s;
1009
1010 /* Set up the fifo size - Get total size */
1011 s = (omap_i2c_read_reg(dev, OMAP_I2C_BUFSTAT_REG) >> 14) & 0x3;
1012 dev->fifo_size = 0x8 << s;
1013
1014 /*
1015 * Set up notification threshold as half the total available
1016 * size. This is to ensure that we can handle the status on int
1017 * call back latencies.
1018 */
f38e66e0
SS		 1019 if (dev->rev >= OMAP_I2C_REV_ON_4430) {
1020 dev->fifo_size = 0;
1021 dev->b_hw = 0; /* Disable hardware fixes */
1022 } else {
1023 dev->fifo_size = (dev->fifo_size / 2);
1024 dev->b_hw = 1; /* Enable hardware fixes */
1025 }
20c9d2c4
KJ		 1026 /* calculate wakeup latency constraint for MPU */
1027 if (dev->set_mpu_wkup_lat != NULL)
1028 dev->latency = (1000000 * dev->fifo_size) /
1029 (1000 * speed / 8);
b6ee52c3
NM		 1030 }
1031
010d442c
KS		 1032 /* reset ASAP, clearing any IRQs */
1033 omap_i2c_init(dev);
1034
9c76b878
PW		 1035 isr = (dev->rev < OMAP_I2C_REV_2) ? omap_i2c_rev1_isr : omap_i2c_isr;
1036 r = request_irq(dev->irq, isr, 0, pdev->name, dev);
010d442c
KS		 1037
1038 if (r) {
1039 dev_err(dev->dev, "failure requesting irq %i\n", dev->irq);
1040 goto err_unuse_clocks;
1041 }
9c76b878 1042
010d442c 1043 dev_info(dev->dev, "bus %d rev%d.%d at %d kHz\n",
9c76b878 1044 pdev->id, dev->rev >> 4, dev->rev & 0xf, dev->speed);
010d442c 1045
3831f154
PW		 1046 omap_i2c_idle(dev);
1047
010d442c
KS		 1048 adap = &dev->adapter;
1049 i2c_set_adapdata(adap, dev);
1050 adap->owner = THIS_MODULE;
1051 adap->class = I2C_CLASS_HWMON;
783fd6fa 1052 strlcpy(adap->name, "OMAP I2C adapter", sizeof(adap->name));
010d442c
KS		 1053 adap->algo = &omap_i2c_algo;
1054 adap->dev.parent = &pdev->dev;
1055
1056 /* i2c device drivers may be active on return from add_adapter() */
7c175499
DB		 1057 adap->nr = pdev->id;
1058 r = i2c_add_numbered_adapter(adap);
010d442c
KS		 1059 if (r) {
1060 dev_err(dev->dev, "failure adding adapter\n");
1061 goto err_free_irq;
1062 }
1063
010d442c
KS		 1064 return 0;
1065
1066err_free_irq:
1067 free_irq(dev->irq, dev);
1068err_unuse_clocks:
3e39752d 1069 omap_i2c_write_reg(dev, OMAP_I2C_CON_REG, 0);
f08ac4e7 1070 omap_i2c_idle(dev);
010d442c 1071 omap_i2c_put_clocks(dev);
55c381e4
RK		 1072err_iounmap:
1073 iounmap(dev->base);
010d442c
KS		 1074err_free_mem:
1075 platform_set_drvdata(pdev, NULL);
1076 kfree(dev);
1077err_release_region:
59330825 1078 release_mem_region(mem->start, resource_size(mem));
010d442c
KS		 1079
1080 return r;
1081}
1082
1083static int
1084omap_i2c_remove(struct platform_device *pdev)
1085{
1086 struct omap_i2c_dev *dev = platform_get_drvdata(pdev);
1087 struct resource *mem;
1088
1089 platform_set_drvdata(pdev, NULL);
1090
1091 free_irq(dev->irq, dev);
1092 i2c_del_adapter(&dev->adapter);
1093 omap_i2c_write_reg(dev, OMAP_I2C_CON_REG, 0);
1094 omap_i2c_put_clocks(dev);
55c381e4 1095 iounmap(dev->base);
010d442c
KS		 1096 kfree(dev);
1097 mem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
59330825 1098 release_mem_region(mem->start, resource_size(mem));
010d442c
KS		 1099 return 0;
1100}
1101
1102static struct platform_driver omap_i2c_driver = {
1103 .probe = omap_i2c_probe,
1104 .remove = omap_i2c_remove,
1105 .driver = {
1106 .name = "i2c_omap",
1107 .owner = THIS_MODULE,
1108 },
1109};
1110
1111/* I2C may be needed to bring up other drivers */
1112static int __init
1113omap_i2c_init_driver(void)
1114{
1115 return platform_driver_register(&omap_i2c_driver);
1116}
1117subsys_initcall(omap_i2c_init_driver);
1118
1119static void __exit omap_i2c_exit_driver(void)
1120{
1121 platform_driver_unregister(&omap_i2c_driver);
1122}
1123module_exit(omap_i2c_exit_driver);
1124
1125MODULE_AUTHOR("MontaVista Software, Inc. (and others)");
1126MODULE_DESCRIPTION("TI OMAP I2C bus adapter");
1127MODULE_LICENSE("GPL");
add8eda7 1128MODULE_ALIAS("platform:i2c_omap");
Linux kernel - Deliverables
This page took 0.420111 seconds and 5 git commands to generate.