projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
i2c: sh_mobile: sort includes alphabetically
[deliverable/linux.git] / drivers / i2c / busses / i2c-sh_mobile.c
CommitLineData
da672773
MD		 1/*
2 * SuperH Mobile I2C Controller
3 *
4 * Copyright (C) 2008 Magnus Damm
5 *
6 * Portions of the code based on out-of-tree driver i2c-sh7343.c
7 * Copyright (c) 2006 Carlos Munoz <carlos@kenati.com>
8 *
9 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License as published by
11 * the Free Software Foundation; either version 2 of the License
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
da672773
MD		 17 */
18
5bbe6879
WS		 19#include <linux/clk.h>
20#include <linux/delay.h>
21#include <linux/err.h>
22#include <linux/i2c.h>
23#include <linux/i2c/i2c-sh_mobile.h>
24#include <linux/init.h>
25#include <linux/interrupt.h>
26#include <linux/io.h>
da672773
MD		 27#include <linux/kernel.h>
28#include <linux/module.h>
5bbe6879 29#include <linux/of_device.h>
da672773 30#include <linux/platform_device.h>
f1a3b994 31#include <linux/pm_runtime.h>
5a0e3ad6 32#include <linux/slab.h>
da672773 33
4eb00c9f
MD		 34/* Transmit operation: */
35/* */
36/* 0 byte transmit */
e7890297 37/* BUS: S A8 ACK P(*) */
4eb00c9f
MD		 38/* IRQ: DTE WAIT */
39/* ICIC: */
40/* ICCR: 0x94 0x90 */
41/* ICDR: A8 */
42/* */
43/* 1 byte transmit */
e7890297 44/* BUS: S A8 ACK D8(1) ACK P(*) */
4eb00c9f
MD		 45/* IRQ: DTE WAIT WAIT */
46/* ICIC: -DTE */
47/* ICCR: 0x94 0x90 */
48/* ICDR: A8 D8(1) */
49/* */
50/* 2 byte transmit */
e7890297 51/* BUS: S A8 ACK D8(1) ACK D8(2) ACK P(*) */
4eb00c9f
MD		 52/* IRQ: DTE WAIT WAIT WAIT */
53/* ICIC: -DTE */
54/* ICCR: 0x94 0x90 */
55/* ICDR: A8 D8(1) D8(2) */
56/* */
57/* 3 bytes or more, +---------+ gets repeated */
58/* */
59/* */
60/* Receive operation: */
61/* */
62/* 0 byte receive - not supported since slave may hold SDA low */
63/* */
64/* 1 byte receive [TX] | [RX] */
e7890297 65/* BUS: S A8 ACK | D8(1) ACK P(*) */
4eb00c9f
MD		 66/* IRQ: DTE WAIT | WAIT DTE */
67/* ICIC: -DTE | +DTE */
68/* ICCR: 0x94 0x81 | 0xc0 */
69/* ICDR: A8 | D8(1) */
70/* */
71/* 2 byte receive [TX]| [RX] */
e7890297 72/* BUS: S A8 ACK | D8(1) ACK D8(2) ACK P(*) */
4eb00c9f
MD		 73/* IRQ: DTE WAIT | WAIT WAIT DTE */
74/* ICIC: -DTE | +DTE */
75/* ICCR: 0x94 0x81 | 0xc0 */
76/* ICDR: A8 | D8(1) D8(2) */
77/* */
e7890297 78/* 3 byte receive [TX] | [RX] (*) */
4eb00c9f
MD		 79/* BUS: S A8 ACK | D8(1) ACK D8(2) ACK D8(3) ACK P */
80/* IRQ: DTE WAIT | WAIT WAIT WAIT DTE */
81/* ICIC: -DTE | +DTE */
82/* ICCR: 0x94 0x81 | 0xc0 */
83/* ICDR: A8 | D8(1) D8(2) D8(3) */
84/* */
85/* 4 bytes or more, this part is repeated +---------+ */
86/* */
87/* */
88/* Interrupt order and BUSY flag */
89/* ___ _ */
90/* SDA ___\___XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXAAAAAAAAA___/ */
91/* SCL \_/1\_/2\_/3\_/4\_/5\_/6\_/7\_/8\___/9\_____/ */
92/* */
e7890297 93/* S D7 D6 D5 D4 D3 D2 D1 D0 P(*) */
4eb00c9f
MD		 94/* ___ */
95/* WAIT IRQ ________________________________/ \___________ */
96/* TACK IRQ ____________________________________/ \_______ */
97/* DTE IRQ __________________________________________/ \_ */
98/* AL IRQ XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX */
99/* _______________________________________________ */
100/* BUSY __/ \_ */
101/* */
e7890297
GL		 102/* (*) The STOP condition is only sent by the master at the end of the last */
103/* I2C message or if the I2C_M_STOP flag is set. Similarly, the BUSY bit is */
104/* only cleared after the STOP condition, so, between messages we have to */
105/* poll for the DTE bit. */
106/* */
4eb00c9f 107
da672773
MD		 108enum sh_mobile_i2c_op {
109 OP_START = 0,
4eb00c9f
MD		 110 OP_TX_FIRST,
111 OP_TX,
da672773
MD		 112 OP_TX_STOP,
113 OP_TX_TO_RX,
4eb00c9f 114 OP_RX,
da672773 115 OP_RX_STOP,
4eb00c9f 116 OP_RX_STOP_DATA,
da672773
MD		 117};
118
119struct sh_mobile_i2c_data {
120 struct device *dev;
121 void __iomem *reg;
122 struct i2c_adapter adap;
81f81153 123 unsigned long bus_speed;
ebd5ac16 124 unsigned int clks_per_count;
da672773 125 struct clk *clk;
962b6032 126 u_int8_t icic;
962b6032 127 u_int8_t flags;
23a61291
SK		 128 u_int16_t iccl;
129 u_int16_t icch;
da672773
MD		 130
131 spinlock_t lock;
132 wait_queue_head_t wait;
133 struct i2c_msg *msg;
134 int pos;
135 int sr;
e7890297 136 bool send_stop;
da672773
MD		 137};
138
67240dfc
WS		 139struct sh_mobile_dt_config {
140 int clks_per_count;
141};
142
962b6032
MD		 143#define IIC_FLAG_HAS_ICIC67 (1 << 0)
144
23a61291
SK		 145#define STANDARD_MODE 100000
146#define FAST_MODE 400000
da672773
MD		 147
148/* Register offsets */
12a55f2d
MD		 149#define ICDR 0x00
150#define ICCR 0x04
151#define ICSR 0x08
152#define ICIC 0x0c
153#define ICCL 0x10
154#define ICCH 0x14
da672773
MD		 155
156/* Register bits */
157#define ICCR_ICE 0x80
158#define ICCR_RACK 0x40
159#define ICCR_TRS 0x10
160#define ICCR_BBSY 0x04
161#define ICCR_SCP 0x01
162
163#define ICSR_SCLM 0x80
164#define ICSR_SDAM 0x40
165#define SW_DONE 0x20
166#define ICSR_BUSY 0x10
167#define ICSR_AL 0x08
168#define ICSR_TACK 0x04
169#define ICSR_WAIT 0x02
170#define ICSR_DTE 0x01
171
962b6032
MD		 172#define ICIC_ICCLB8 0x80
173#define ICIC_ICCHB8 0x40
da672773
MD		 174#define ICIC_ALE 0x08
175#define ICIC_TACKE 0x04
176#define ICIC_WAITE 0x02
177#define ICIC_DTEE 0x01
178
12a55f2d
MD		 179static void iic_wr(struct sh_mobile_i2c_data *pd, int offs, unsigned char data)
180{
962b6032
MD		 181 if (offs == ICIC)
182 data |= pd->icic;
183
12a55f2d
MD		 184 iowrite8(data, pd->reg + offs);
185}
186
187static unsigned char iic_rd(struct sh_mobile_i2c_data *pd, int offs)
188{
189 return ioread8(pd->reg + offs);
190}
191
192static void iic_set_clr(struct sh_mobile_i2c_data *pd, int offs,
193 unsigned char set, unsigned char clr)
194{
195 iic_wr(pd, offs, (iic_rd(pd, offs) | set) & ~clr);
196}
197
ed4121e1 198static u32 sh_mobile_i2c_iccl(unsigned long count_khz, u32 tLOW, u32 tf)
23a61291
SK		 199{
200 /*
201 * Conditional expression:
202 * ICCL >= COUNT_CLK * (tLOW + tf)
203 *
204 * SH-Mobile IIC hardware starts counting the LOW period of
205 * the SCL signal (tLOW) as soon as it pulls the SCL line.
206 * In order to meet the tLOW timing spec, we need to take into
207 * account the fall time of SCL signal (tf). Default tf value
208 * should be 0.3 us, for safety.
209 */
ed4121e1 210 return (((count_khz * (tLOW + tf)) + 5000) / 10000);
23a61291
SK		 211}
212
ed4121e1 213static u32 sh_mobile_i2c_icch(unsigned long count_khz, u32 tHIGH, u32 tf)
23a61291
SK		 214{
215 /*
216 * Conditional expression:
217 * ICCH >= COUNT_CLK * (tHIGH + tf)
218 *
219 * SH-Mobile IIC hardware is aware of SCL transition period 'tr',
220 * and can ignore it. SH-Mobile IIC controller starts counting
221 * the HIGH period of the SCL signal (tHIGH) after the SCL input
222 * voltage increases at VIH.
223 *
224 * Afterward it turned out calculating ICCH using only tHIGH spec
225 * will result in violation of the tHD;STA timing spec. We need
226 * to take into account the fall time of SDA signal (tf) at START
227 * condition, in order to meet both tHIGH and tHD;STA specs.
228 */
ed4121e1 229 return (((count_khz * (tHIGH + tf)) + 5000) / 10000);
23a61291
SK		 230}
231
6ed7053c 232static int sh_mobile_i2c_init(struct sh_mobile_i2c_data *pd)
da672773 233{
23a61291
SK		 234 unsigned long i2c_clk_khz;
235 u32 tHIGH, tLOW, tf;
7663ebef 236 uint16_t max_val;
a5616bd0 237
a5616bd0 238 /* Get clock rate after clock is enabled */
f887605d 239 clk_prepare_enable(pd->clk);
23a61291 240 i2c_clk_khz = clk_get_rate(pd->clk) / 1000;
6ed7053c 241 clk_disable_unprepare(pd->clk);
ebd5ac16 242 i2c_clk_khz /= pd->clks_per_count;
23a61291
SK		 243
244 if (pd->bus_speed == STANDARD_MODE) {
245 tLOW = 47; /* tLOW = 4.7 us */
246 tHIGH = 40; /* tHD;STA = tHIGH = 4.0 us */
247 tf = 3; /* tf = 0.3 us */
23a61291
SK		 248 } else if (pd->bus_speed == FAST_MODE) {
249 tLOW = 13; /* tLOW = 1.3 us */
250 tHIGH = 6; /* tHD;STA = tHIGH = 0.6 us */
251 tf = 3; /* tf = 0.3 us */
23a61291
SK		 252 } else {
253 dev_err(pd->dev, "unrecognized bus speed %lu Hz\n",
254 pd->bus_speed);
6ed7053c 255 return -EINVAL;
962b6032
MD		 256 }
257
ed4121e1 258 pd->iccl = sh_mobile_i2c_iccl(i2c_clk_khz, tLOW, tf);
7663ebef
WS		 259 pd->icch = sh_mobile_i2c_icch(i2c_clk_khz, tHIGH, tf);
260
261 max_val = pd->flags & IIC_FLAG_HAS_ICIC67 ? 0x1ff : 0xff;
262 if (pd->iccl > max_val || pd->icch > max_val) {
263 dev_err(pd->dev, "timing values out of range: L/H=0x%x/0x%x\n",
264 pd->iccl, pd->icch);
265 return -EINVAL;
266 }
267
23a61291 268 /* one more bit of ICCL in ICIC */
7663ebef 269 if (pd->iccl & 0x100)
23a61291 270 pd->icic |= ICIC_ICCLB8;
a5616bd0 271 else
23a61291 272 pd->icic &= ~ICIC_ICCLB8;
a5616bd0 273
962b6032 274 /* one more bit of ICCH in ICIC */
7663ebef 275 if (pd->icch & 0x100)
23a61291
SK		 276 pd->icic |= ICIC_ICCHB8;
277 else
278 pd->icic &= ~ICIC_ICCHB8;
962b6032 279
6ed7053c 280 return 0;
7b0e6292
SK		 281}
282
283static void activate_ch(struct sh_mobile_i2c_data *pd)
284{
285 /* Wake up device and enable clock */
286 pm_runtime_get_sync(pd->dev);
f887605d 287 clk_prepare_enable(pd->clk);
7b0e6292 288
da672773 289 /* Enable channel and configure rx ack */
12a55f2d 290 iic_set_clr(pd, ICCR, ICCR_ICE, 0);
da672773
MD		 291
292 /* Mask all interrupts */
12a55f2d 293 iic_wr(pd, ICIC, 0);
da672773
MD		 294
295 /* Set the clock */
23a61291
SK		 296 iic_wr(pd, ICCL, pd->iccl & 0xff);
297 iic_wr(pd, ICCH, pd->icch & 0xff);
da672773
MD		 298}
299
300static void deactivate_ch(struct sh_mobile_i2c_data *pd)
301{
302 /* Clear/disable interrupts */
12a55f2d
MD		 303 iic_wr(pd, ICSR, 0);
304 iic_wr(pd, ICIC, 0);
da672773
MD		 305
306 /* Disable channel */
12a55f2d 307 iic_set_clr(pd, ICCR, 0, ICCR_ICE);
da672773 308
f1a3b994 309 /* Disable clock and mark device as idle */
f887605d 310 clk_disable_unprepare(pd->clk);
f1a3b994 311 pm_runtime_put_sync(pd->dev);
da672773
MD		 312}
313
314static unsigned char i2c_op(struct sh_mobile_i2c_data *pd,
315 enum sh_mobile_i2c_op op, unsigned char data)
316{
317 unsigned char ret = 0;
318 unsigned long flags;
319
320 dev_dbg(pd->dev, "op %d, data in 0x%02x\n", op, data);
321
322 spin_lock_irqsave(&pd->lock, flags);
323
324 switch (op) {
4eb00c9f 325 case OP_START: /* issue start and trigger DTE interrupt */
a78f6a41 326 iic_wr(pd, ICCR, ICCR_ICE | ICCR_TRS | ICCR_BBSY);
da672773 327 break;
4eb00c9f 328 case OP_TX_FIRST: /* disable DTE interrupt and write data */
12a55f2d
MD		 329 iic_wr(pd, ICIC, ICIC_WAITE | ICIC_ALE | ICIC_TACKE);
330 iic_wr(pd, ICDR, data);
da672773 331 break;
4eb00c9f 332 case OP_TX: /* write data */
12a55f2d 333 iic_wr(pd, ICDR, data);
da672773 334 break;
4eb00c9f 335 case OP_TX_STOP: /* write data and issue a stop afterwards */
12a55f2d 336 iic_wr(pd, ICDR, data);
a78f6a41
WS		 337 iic_wr(pd, ICCR, pd->send_stop ? ICCR_ICE | ICCR_TRS
338 : ICCR_ICE | ICCR_TRS | ICCR_BBSY);
4eb00c9f
MD		 339 break;
340 case OP_TX_TO_RX: /* select read mode */
a78f6a41 341 iic_wr(pd, ICCR, ICCR_ICE | ICCR_SCP);
da672773 342 break;
4eb00c9f 343 case OP_RX: /* just read data */
12a55f2d 344 ret = iic_rd(pd, ICDR);
da672773 345 break;
4eb00c9f 346 case OP_RX_STOP: /* enable DTE interrupt, issue stop */
12a55f2d
MD		 347 iic_wr(pd, ICIC,
348 ICIC_DTEE | ICIC_WAITE | ICIC_ALE | ICIC_TACKE);
a78f6a41 349 iic_wr(pd, ICCR, ICCR_ICE | ICCR_RACK);
4eb00c9f
MD		 350 break;
351 case OP_RX_STOP_DATA: /* enable DTE interrupt, read data, issue stop */
12a55f2d
MD		 352 iic_wr(pd, ICIC,
353 ICIC_DTEE | ICIC_WAITE | ICIC_ALE | ICIC_TACKE);
354 ret = iic_rd(pd, ICDR);
a78f6a41 355 iic_wr(pd, ICCR, ICCR_ICE | ICCR_RACK);
da672773
MD		 356 break;
357 }
358
359 spin_unlock_irqrestore(&pd->lock, flags);
360
361 dev_dbg(pd->dev, "op %d, data out 0x%02x\n", op, ret);
362 return ret;
363}
364
05cf9368 365static bool sh_mobile_i2c_is_first_byte(struct sh_mobile_i2c_data *pd)
4eb00c9f 366{
05cf9368 367 return pd->pos == -1;
4eb00c9f
MD		 368}
369
05cf9368 370static bool sh_mobile_i2c_is_last_byte(struct sh_mobile_i2c_data *pd)
4eb00c9f 371{
05cf9368 372 return pd->pos == pd->msg->len - 1;
4eb00c9f
MD		 373}
374
375static void sh_mobile_i2c_get_data(struct sh_mobile_i2c_data *pd,
376 unsigned char *buf)
377{
378 switch (pd->pos) {
379 case -1:
380 *buf = (pd->msg->addr & 0x7f) << 1;
381 *buf |= (pd->msg->flags & I2C_M_RD) ? 1 : 0;
382 break;
383 default:
384 *buf = pd->msg->buf[pd->pos];
385 }
386}
387
388static int sh_mobile_i2c_isr_tx(struct sh_mobile_i2c_data *pd)
389{
390 unsigned char data;
391
392 if (pd->pos == pd->msg->len)
393 return 1;
394
395 sh_mobile_i2c_get_data(pd, &data);
396
397 if (sh_mobile_i2c_is_last_byte(pd))
398 i2c_op(pd, OP_TX_STOP, data);
399 else if (sh_mobile_i2c_is_first_byte(pd))
400 i2c_op(pd, OP_TX_FIRST, data);
401 else
402 i2c_op(pd, OP_TX, data);
403
404 pd->pos++;
405 return 0;
406}
407
408static int sh_mobile_i2c_isr_rx(struct sh_mobile_i2c_data *pd)
409{
410 unsigned char data;
411 int real_pos;
412
413 do {
414 if (pd->pos <= -1) {
415 sh_mobile_i2c_get_data(pd, &data);
416
417 if (sh_mobile_i2c_is_first_byte(pd))
418 i2c_op(pd, OP_TX_FIRST, data);
419 else
420 i2c_op(pd, OP_TX, data);
421 break;
422 }
423
424 if (pd->pos == 0) {
425 i2c_op(pd, OP_TX_TO_RX, 0);
426 break;
427 }
428
429 real_pos = pd->pos - 2;
430
431 if (pd->pos == pd->msg->len) {
432 if (real_pos < 0) {
433 i2c_op(pd, OP_RX_STOP, 0);
434 break;
435 }
436 data = i2c_op(pd, OP_RX_STOP_DATA, 0);
437 } else
438 data = i2c_op(pd, OP_RX, 0);
439
bff4056c
MD		 440 if (real_pos >= 0)
441 pd->msg->buf[real_pos] = data;
4eb00c9f
MD		 442 } while (0);
443
444 pd->pos++;
445 return pd->pos == (pd->msg->len + 2);
446}
447
da672773
MD		 448static irqreturn_t sh_mobile_i2c_isr(int irq, void *dev_id)
449{
450 struct platform_device *dev = dev_id;
451 struct sh_mobile_i2c_data *pd = platform_get_drvdata(dev);
4eb00c9f
MD		 452 unsigned char sr;
453 int wakeup;
da672773 454
12a55f2d 455 sr = iic_rd(pd, ICSR);
4eb00c9f 456 pd->sr |= sr; /* remember state */
da672773
MD		 457
458 dev_dbg(pd->dev, "i2c_isr 0x%02x 0x%02x %s %d %d!\n", sr, pd->sr,
4eb00c9f
MD		 459 (pd->msg->flags & I2C_M_RD) ? "read" : "write",
460 pd->pos, pd->msg->len);
da672773
MD		 461
462 if (sr & (ICSR_AL | ICSR_TACK)) {
4eb00c9f 463 /* don't interrupt transaction - continue to issue stop */
12a55f2d 464 iic_wr(pd, ICSR, sr & ~(ICSR_AL | ICSR_TACK));
4eb00c9f
MD		 465 wakeup = 0;
466 } else if (pd->msg->flags & I2C_M_RD)
467 wakeup = sh_mobile_i2c_isr_rx(pd);
468 else
469 wakeup = sh_mobile_i2c_isr_tx(pd);
da672773 470
4eb00c9f 471 if (sr & ICSR_WAIT) /* TODO: add delay here to support slow acks */
12a55f2d 472 iic_wr(pd, ICSR, sr & ~ICSR_WAIT);
da672773 473
da672773
MD		 474 if (wakeup) {
475 pd->sr |= SW_DONE;
476 wake_up(&pd->wait);
477 }
478
29fb08c3
SK		 479 /* defeat write posting to avoid spurious WAIT interrupts */
480 iic_rd(pd, ICSR);
481
da672773
MD		 482 return IRQ_HANDLED;
483}
484
e7890297
GL		 485static int start_ch(struct sh_mobile_i2c_data *pd, struct i2c_msg *usr_msg,
486 bool do_init)
da672773 487{
4eb00c9f
MD		 488 if (usr_msg->len == 0 && (usr_msg->flags & I2C_M_RD)) {
489 dev_err(pd->dev, "Unsupported zero length i2c read\n");
5a72b25e 490 return -EOPNOTSUPP;
4eb00c9f
MD		 491 }
492
e7890297
GL		 493 if (do_init) {
494 /* Initialize channel registers */
495 iic_set_clr(pd, ICCR, 0, ICCR_ICE);
da672773 496
e7890297
GL		 497 /* Enable channel and configure rx ack */
498 iic_set_clr(pd, ICCR, ICCR_ICE, 0);
da672773 499
e7890297
GL		 500 /* Set the clock */
501 iic_wr(pd, ICCL, pd->iccl & 0xff);
502 iic_wr(pd, ICCH, pd->icch & 0xff);
503 }
da672773
MD		 504
505 pd->msg = usr_msg;
506 pd->pos = -1;
507 pd->sr = 0;
508
4eb00c9f 509 /* Enable all interrupts to begin with */
12a55f2d 510 iic_wr(pd, ICIC, ICIC_DTEE | ICIC_WAITE | ICIC_ALE | ICIC_TACKE);
da672773
MD		 511 return 0;
512}
513
e7890297
GL		 514static int poll_dte(struct sh_mobile_i2c_data *pd)
515{
516 int i;
517
518 for (i = 1000; i; i--) {
519 u_int8_t val = iic_rd(pd, ICSR);
520
521 if (val & ICSR_DTE)
522 break;
523
524 if (val & ICSR_TACK)
5a72b25e 525 return -ENXIO;
e7890297
GL		 526
527 udelay(10);
528 }
529
5a72b25e 530 return i ? 0 : -ETIMEDOUT;
e7890297
GL		 531}
532
4b382318
GL		 533static int poll_busy(struct sh_mobile_i2c_data *pd)
534{
535 int i;
536
537 for (i = 1000; i; i--) {
538 u_int8_t val = iic_rd(pd, ICSR);
539
540 dev_dbg(pd->dev, "val 0x%02x pd->sr 0x%02x\n", val, pd->sr);
541
542 /* the interrupt handler may wake us up before the
543 * transfer is finished, so poll the hardware
544 * until we're done.
545 */
546 if (!(val & ICSR_BUSY)) {
547 /* handle missing acknowledge and arbitration lost */
5a72b25e
WS		 548 val |= pd->sr;
549 if (val & ICSR_TACK)
550 return -ENXIO;
551 if (val & ICSR_AL)
552 return -EAGAIN;
4b382318
GL		 553 break;
554 }
555
556 udelay(10);
557 }
558
5a72b25e 559 return i ? 0 : -ETIMEDOUT;
4b382318
GL		 560}
561
da672773
MD		 562static int sh_mobile_i2c_xfer(struct i2c_adapter *adapter,
563 struct i2c_msg *msgs,
564 int num)
565{
566 struct sh_mobile_i2c_data *pd = i2c_get_adapdata(adapter);
567 struct i2c_msg *msg;
568 int err = 0;
4b382318 569 int i, k;
da672773
MD		 570
571 activate_ch(pd);
572
573 /* Process all messages */
574 for (i = 0; i < num; i++) {
e7890297 575 bool do_start = pd->send_stop || !i;
da672773 576 msg = &msgs[i];
e7890297 577 pd->send_stop = i == num - 1 || msg->flags & I2C_M_STOP;
da672773 578
e7890297 579 err = start_ch(pd, msg, do_start);
da672773
MD		 580 if (err)
581 break;
582
e7890297
GL		 583 if (do_start)
584 i2c_op(pd, OP_START, 0);
da672773
MD		 585
586 /* The interrupt handler takes care of the rest... */
587 k = wait_event_timeout(pd->wait,
588 pd->sr & (ICSR_TACK | SW_DONE),
589 5 * HZ);
5687265b 590 if (!k) {
da672773 591 dev_err(pd->dev, "Transfer request timed out\n");
5687265b
GL		 592 err = -ETIMEDOUT;
593 break;
594 }
da672773 595
e7890297
GL		 596 if (pd->send_stop)
597 err = poll_busy(pd);
598 else
599 err = poll_dte(pd);
4b382318 600 if (err < 0)
da672773 601 break;
da672773
MD		 602 }
603
604 deactivate_ch(pd);
605
606 if (!err)
607 err = num;
608 return err;
609}
610
611static u32 sh_mobile_i2c_func(struct i2c_adapter *adapter)
612{
e7890297 613 return I2C_FUNC_I2C | I2C_FUNC_SMBUS_EMUL | I2C_FUNC_PROTOCOL_MANGLING;
da672773
MD		 614}
615
616static struct i2c_algorithm sh_mobile_i2c_algorithm = {
617 .functionality = sh_mobile_i2c_func,
618 .master_xfer = sh_mobile_i2c_xfer,
619};
620
67240dfc
WS		 621static const struct sh_mobile_dt_config default_dt_config = {
622 .clks_per_count = 1,
623};
624
78df445e 625static const struct sh_mobile_dt_config fast_clock_dt_config = {
67240dfc
WS		 626 .clks_per_count = 2,
627};
628
629static const struct of_device_id sh_mobile_i2c_dt_ids[] = {
630 { .compatible = "renesas,rmobile-iic", .data = &default_dt_config },
78df445e
GU		 631 { .compatible = "renesas,iic-r8a73a4", .data = &fast_clock_dt_config },
632 { .compatible = "renesas,iic-r8a7790", .data = &fast_clock_dt_config },
633 { .compatible = "renesas,iic-r8a7791", .data = &fast_clock_dt_config },
634 { .compatible = "renesas,iic-r8a7792", .data = &fast_clock_dt_config },
635 { .compatible = "renesas,iic-r8a7793", .data = &fast_clock_dt_config },
636 { .compatible = "renesas,iic-r8a7794", .data = &fast_clock_dt_config },
637 { .compatible = "renesas,iic-sh73a0", .data = &fast_clock_dt_config },
67240dfc
WS		 638 {},
639};
640MODULE_DEVICE_TABLE(of, sh_mobile_i2c_dt_ids);
641
7fe8a999 642static int sh_mobile_i2c_hook_irqs(struct platform_device *dev)
da672773
MD		 643{
644 struct resource *res;
7fe8a999
WS		 645 resource_size_t n;
646 int k = 0, ret;
da672773
MD		 647
648 while ((res = platform_get_resource(dev, IORESOURCE_IRQ, k))) {
7fe8a999
WS		 649 for (n = res->start; n <= res->end; n++) {
650 ret = devm_request_irq(&dev->dev, n, sh_mobile_i2c_isr,
651 0, dev_name(&dev->dev), dev);
652 if (ret) {
653 dev_err(&dev->dev, "cannot request IRQ %pa\n", &n);
654 return ret;
82b20d8b 655 }
da672773
MD		 656 }
657 k++;
658 }
659
7fe8a999 660 return k > 0 ? 0 : -ENOENT;
da672773
MD		 661}
662
663static int sh_mobile_i2c_probe(struct platform_device *dev)
664{
6d4028c6 665 struct i2c_sh_mobile_platform_data *pdata = dev_get_platdata(&dev->dev);
da672773
MD		 666 struct sh_mobile_i2c_data *pd;
667 struct i2c_adapter *adap;
668 struct resource *res;
da672773 669 int ret;
88c289ec 670 u32 bus_speed;
da672773 671
4fd31c2e
WS		 672 pd = devm_kzalloc(&dev->dev, sizeof(struct sh_mobile_i2c_data), GFP_KERNEL);
673 if (!pd)
da672773 674 return -ENOMEM;
da672773 675
4fd31c2e 676 pd->clk = devm_clk_get(&dev->dev, NULL);
da672773 677 if (IS_ERR(pd->clk)) {
1082d5d2 678 dev_err(&dev->dev, "cannot get clock\n");
4fd31c2e 679 return PTR_ERR(pd->clk);
da672773
MD		 680 }
681
7fe8a999
WS		 682 ret = sh_mobile_i2c_hook_irqs(dev);
683 if (ret)
4fd31c2e 684 return ret;
da672773
MD		 685
686 pd->dev = &dev->dev;
687 platform_set_drvdata(dev, pd);
688
689 res = platform_get_resource(dev, IORESOURCE_MEM, 0);
da672773 690
4fd31c2e 691 pd->reg = devm_ioremap_resource(&dev->dev, res);
7fe8a999
WS		 692 if (IS_ERR(pd->reg))
693 return PTR_ERR(pd->reg);
da672773 694
23a61291 695 /* Use platform data bus speed or STANDARD_MODE */
88c289ec
WS		 696 ret = of_property_read_u32(dev->dev.of_node, "clock-frequency", &bus_speed);
697 pd->bus_speed = ret ? STANDARD_MODE : bus_speed;
698
ebd5ac16 699 pd->clks_per_count = 1;
67240dfc
WS		 700
701 if (dev->dev.of_node) {
702 const struct of_device_id *match;
703
704 match = of_match_device(sh_mobile_i2c_dt_ids, &dev->dev);
705 if (match) {
706 const struct sh_mobile_dt_config *config;
707
708 config = match->data;
709 pd->clks_per_count = config->clks_per_count;
710 }
711 } else {
712 if (pdata && pdata->bus_speed)
713 pd->bus_speed = pdata->bus_speed;
714 if (pdata && pdata->clks_per_count)
715 pd->clks_per_count = pdata->clks_per_count;
716 }
81f81153 717
962b6032
MD		 718 /* The IIC blocks on SH-Mobile ARM processors
719 * come with two new bits in ICIC.
720 */
4fd31c2e 721 if (resource_size(res) > 0x17)
962b6032
MD		 722 pd->flags |= IIC_FLAG_HAS_ICIC67;
723
6ed7053c
WS		 724 ret = sh_mobile_i2c_init(pd);
725 if (ret)
726 return ret;
7b0e6292 727
f1a3b994
MD		 728 /* Enable Runtime PM for this device.
729 *
730 * Also tell the Runtime PM core to ignore children
731 * for this device since it is valid for us to suspend
732 * this I2C master driver even though the slave devices
733 * on the I2C bus may not be suspended.
734 *
735 * The state of the I2C hardware bus is unaffected by
736 * the Runtime PM state.
737 */
738 pm_suspend_ignore_children(&dev->dev, true);
739 pm_runtime_enable(&dev->dev);
740
da672773
MD		 741 /* setup the private data */
742 adap = &pd->adap;
743 i2c_set_adapdata(adap, pd);
744
745 adap->owner = THIS_MODULE;
746 adap->algo = &sh_mobile_i2c_algorithm;
747 adap->dev.parent = &dev->dev;
748 adap->retries = 5;
749 adap->nr = dev->id;
ad337074 750 adap->dev.of_node = dev->dev.of_node;
da672773
MD		 751
752 strlcpy(adap->name, dev->name, sizeof(adap->name));
753
a5616bd0
MD		 754 spin_lock_init(&pd->lock);
755 init_waitqueue_head(&pd->wait);
da672773
MD		 756
757 ret = i2c_add_numbered_adapter(adap);
758 if (ret < 0) {
759 dev_err(&dev->dev, "cannot add numbered adapter\n");
7fe8a999 760 return ret;
da672773
MD		 761 }
762
23a61291 763 dev_info(&dev->dev,
7663ebef 764 "I2C adapter %d with bus speed %lu Hz (L/H=0x%x/0x%x)\n",
23a61291 765 adap->nr, pd->bus_speed, pd->iccl, pd->icch);
ad337074 766
da672773 767 return 0;
da672773
MD		 768}
769
770static int sh_mobile_i2c_remove(struct platform_device *dev)
771{
772 struct sh_mobile_i2c_data *pd = platform_get_drvdata(dev);
773
774 i2c_del_adapter(&pd->adap);
f1a3b994 775 pm_runtime_disable(&dev->dev);
da672773
MD		 776 return 0;
777}
778
f1a3b994
MD		 779static int sh_mobile_i2c_runtime_nop(struct device *dev)
780{
781 /* Runtime PM callback shared between ->runtime_suspend()
782 * and ->runtime_resume(). Simply returns success.
783 *
784 * This driver re-initializes all registers after
785 * pm_runtime_get_sync() anyway so there is no need
786 * to save and restore registers here.
787 */
788 return 0;
789}
790
47145210 791static const struct dev_pm_ops sh_mobile_i2c_dev_pm_ops = {
f1a3b994
MD		 792 .runtime_suspend = sh_mobile_i2c_runtime_nop,
793 .runtime_resume = sh_mobile_i2c_runtime_nop,
794};
795
da672773
MD		 796static struct platform_driver sh_mobile_i2c_driver = {
797 .driver = {
798 .name = "i2c-sh_mobile",
799 .owner = THIS_MODULE,
f1a3b994 800 .pm = &sh_mobile_i2c_dev_pm_ops,
ad337074 801 .of_match_table = sh_mobile_i2c_dt_ids,
da672773
MD		 802 },
803 .probe = sh_mobile_i2c_probe,
804 .remove = sh_mobile_i2c_remove,
805};
806
807static int __init sh_mobile_i2c_adap_init(void)
808{
809 return platform_driver_register(&sh_mobile_i2c_driver);
810}
811
812static void __exit sh_mobile_i2c_adap_exit(void)
813{
814 platform_driver_unregister(&sh_mobile_i2c_driver);
815}
816
ccb3bc16 817subsys_initcall(sh_mobile_i2c_adap_init);
da672773
MD		 818module_exit(sh_mobile_i2c_adap_exit);
819
820MODULE_DESCRIPTION("SuperH Mobile I2C Bus Controller driver");
821MODULE_AUTHOR("Magnus Damm");
822MODULE_LICENSE("GPL v2");
7ef0c12a 823MODULE_ALIAS("platform:i2c-sh_mobile");
Linux kernel - Deliverables
This page took 0.491552 seconds and 5 git commands to generate.