Commit | Line | Data |
---|---|---|
1da177e4 | 1 | /* |
59bca8cc BZ |
2 | * Copyright (C) 1995-1998 Mark Lord |
3 | * Copyright (C) 1999-2000 Andre Hedrick <andre@linux-ide.org> | |
4 | * Copyright (C) 2004, 2007 Bartlomiej Zolnierkiewicz | |
58f189fc | 5 | * |
1da177e4 LT |
6 | * May be copied or modified under the terms of the GNU General Public License |
7 | */ | |
8 | ||
9 | /* | |
10 | * Special Thanks to Mark for his Six years of work. | |
1da177e4 LT |
11 | */ |
12 | ||
13 | /* | |
14 | * This module provides support for the bus-master IDE DMA functions | |
15 | * of various PCI chipsets, including the Intel PIIX (i82371FB for | |
16 | * the 430 FX chipset), the PIIX3 (i82371SB for the 430 HX/VX and | |
17 | * 440 chipsets), and the PIIX4 (i82371AB for the 430 TX chipset) | |
18 | * ("PIIX" stands for "PCI ISA IDE Xcellerator"). | |
19 | * | |
20 | * Pretty much the same code works for other IDE PCI bus-mastering chipsets. | |
21 | * | |
22 | * DMA is supported for all IDE devices (disk drives, cdroms, tapes, floppies). | |
23 | * | |
24 | * By default, DMA support is prepared for use, but is currently enabled only | |
25 | * for drives which already have DMA enabled (UltraDMA or mode 2 multi/single), | |
26 | * or which are recognized as "good" (see table below). Drives with only mode0 | |
27 | * or mode1 (multi/single) DMA should also work with this chipset/driver | |
28 | * (eg. MC2112A) but are not enabled by default. | |
29 | * | |
30 | * Use "hdparm -i" to view modes supported by a given drive. | |
31 | * | |
32 | * The hdparm-3.5 (or later) utility can be used for manually enabling/disabling | |
33 | * DMA support, but must be (re-)compiled against this kernel version or later. | |
34 | * | |
35 | * To enable DMA, use "hdparm -d1 /dev/hd?" on a per-drive basis after booting. | |
36 | * If problems arise, ide.c will disable DMA operation after a few retries. | |
37 | * This error recovery mechanism works and has been extremely well exercised. | |
38 | * | |
39 | * IDE drives, depending on their vintage, may support several different modes | |
40 | * of DMA operation. The boot-time modes are indicated with a "*" in | |
41 | * the "hdparm -i" listing, and can be changed with *knowledgeable* use of | |
42 | * the "hdparm -X" feature. There is seldom a need to do this, as drives | |
43 | * normally power-up with their "best" PIO/DMA modes enabled. | |
44 | * | |
45 | * Testing has been done with a rather extensive number of drives, | |
46 | * with Quantum & Western Digital models generally outperforming the pack, | |
47 | * and Fujitsu & Conner (and some Seagate which are really Conner) drives | |
48 | * showing more lackluster throughput. | |
49 | * | |
50 | * Keep an eye on /var/adm/messages for "DMA disabled" messages. | |
51 | * | |
52 | * Some people have reported trouble with Intel Zappa motherboards. | |
53 | * This can be fixed by upgrading the AMI BIOS to version 1.00.04.BS0, | |
54 | * available from ftp://ftp.intel.com/pub/bios/10004bs0.exe | |
55 | * (thanks to Glen Morrell <glen@spin.Stanford.edu> for researching this). | |
56 | * | |
57 | * Thanks to "Christopher J. Reimer" <reimer@doe.carleton.ca> for | |
58 | * fixing the problem with the BIOS on some Acer motherboards. | |
59 | * | |
60 | * Thanks to "Benoit Poulot-Cazajous" <poulot@chorus.fr> for testing | |
61 | * "TX" chipset compatibility and for providing patches for the "TX" chipset. | |
62 | * | |
63 | * Thanks to Christian Brunner <chb@muc.de> for taking a good first crack | |
64 | * at generic DMA -- his patches were referred to when preparing this code. | |
65 | * | |
66 | * Most importantly, thanks to Robert Bringman <rob@mars.trion.com> | |
67 | * for supplying a Promise UDMA board & WD UDMA drive for this work! | |
68 | * | |
69 | * And, yes, Intel Zappa boards really *do* use both PIIX IDE ports. | |
70 | * | |
71 | * ATA-66/100 and recovery functions, I forgot the rest...... | |
72 | * | |
73 | */ | |
74 | ||
1da177e4 LT |
75 | #include <linux/module.h> |
76 | #include <linux/types.h> | |
77 | #include <linux/kernel.h> | |
78 | #include <linux/timer.h> | |
79 | #include <linux/mm.h> | |
80 | #include <linux/interrupt.h> | |
81 | #include <linux/pci.h> | |
82 | #include <linux/init.h> | |
83 | #include <linux/ide.h> | |
84 | #include <linux/delay.h> | |
85 | #include <linux/scatterlist.h> | |
5c05ff68 | 86 | #include <linux/dma-mapping.h> |
1da177e4 LT |
87 | |
88 | #include <asm/io.h> | |
89 | #include <asm/irq.h> | |
90 | ||
1da177e4 LT |
91 | static const struct drive_list_entry drive_whitelist [] = { |
92 | ||
c2d3ce8c JH |
93 | { "Micropolis 2112A" , NULL }, |
94 | { "CONNER CTMA 4000" , NULL }, | |
95 | { "CONNER CTT8000-A" , NULL }, | |
96 | { "ST34342A" , NULL }, | |
1da177e4 LT |
97 | { NULL , NULL } |
98 | }; | |
99 | ||
100 | static const struct drive_list_entry drive_blacklist [] = { | |
101 | ||
c2d3ce8c JH |
102 | { "WDC AC11000H" , NULL }, |
103 | { "WDC AC22100H" , NULL }, | |
104 | { "WDC AC32500H" , NULL }, | |
105 | { "WDC AC33100H" , NULL }, | |
106 | { "WDC AC31600H" , NULL }, | |
1da177e4 LT |
107 | { "WDC AC32100H" , "24.09P07" }, |
108 | { "WDC AC23200L" , "21.10N21" }, | |
c2d3ce8c JH |
109 | { "Compaq CRD-8241B" , NULL }, |
110 | { "CRD-8400B" , NULL }, | |
111 | { "CRD-8480B", NULL }, | |
112 | { "CRD-8482B", NULL }, | |
113 | { "CRD-84" , NULL }, | |
114 | { "SanDisk SDP3B" , NULL }, | |
115 | { "SanDisk SDP3B-64" , NULL }, | |
116 | { "SANYO CD-ROM CRD" , NULL }, | |
117 | { "HITACHI CDR-8" , NULL }, | |
118 | { "HITACHI CDR-8335" , NULL }, | |
119 | { "HITACHI CDR-8435" , NULL }, | |
120 | { "Toshiba CD-ROM XM-6202B" , NULL }, | |
121 | { "TOSHIBA CD-ROM XM-1702BC", NULL }, | |
122 | { "CD-532E-A" , NULL }, | |
123 | { "E-IDE CD-ROM CR-840", NULL }, | |
124 | { "CD-ROM Drive/F5A", NULL }, | |
125 | { "WPI CDD-820", NULL }, | |
126 | { "SAMSUNG CD-ROM SC-148C", NULL }, | |
127 | { "SAMSUNG CD-ROM SC", NULL }, | |
128 | { "ATAPI CD-ROM DRIVE 40X MAXIMUM", NULL }, | |
129 | { "_NEC DV5800A", NULL }, | |
5a6248ca | 130 | { "SAMSUNG CD-ROM SN-124", "N001" }, |
c2d3ce8c | 131 | { "Seagate STT20000A", NULL }, |
b0bc65b9 | 132 | { "CD-ROM CDR_U200", "1.09" }, |
1da177e4 LT |
133 | { NULL , NULL } |
134 | ||
135 | }; | |
136 | ||
1da177e4 LT |
137 | /** |
138 | * ide_dma_intr - IDE DMA interrupt handler | |
139 | * @drive: the drive the interrupt is for | |
140 | * | |
141 | * Handle an interrupt completing a read/write DMA transfer on an | |
142 | * IDE device | |
143 | */ | |
144 | ||
145 | ide_startstop_t ide_dma_intr (ide_drive_t *drive) | |
146 | { | |
147 | u8 stat = 0, dma_stat = 0; | |
148 | ||
149 | dma_stat = HWIF(drive)->ide_dma_end(drive); | |
c47137a9 BZ |
150 | stat = ide_read_status(drive); |
151 | ||
1da177e4 LT |
152 | if (OK_STAT(stat,DRIVE_READY,drive->bad_wstat|DRQ_STAT)) { |
153 | if (!dma_stat) { | |
154 | struct request *rq = HWGROUP(drive)->rq; | |
155 | ||
4d7a984b | 156 | task_end_request(drive, rq, stat); |
1da177e4 LT |
157 | return ide_stopped; |
158 | } | |
159 | printk(KERN_ERR "%s: dma_intr: bad DMA status (dma_stat=%x)\n", | |
160 | drive->name, dma_stat); | |
161 | } | |
162 | return ide_error(drive, "dma_intr", stat); | |
163 | } | |
164 | ||
165 | EXPORT_SYMBOL_GPL(ide_dma_intr); | |
166 | ||
75d7d963 BZ |
167 | static int ide_dma_good_drive(ide_drive_t *drive) |
168 | { | |
169 | return ide_in_drive_list(drive->id, drive_whitelist); | |
170 | } | |
171 | ||
1da177e4 LT |
172 | /** |
173 | * ide_build_sglist - map IDE scatter gather for DMA I/O | |
174 | * @drive: the drive to build the DMA table for | |
175 | * @rq: the request holding the sg list | |
176 | * | |
5c05ff68 BZ |
177 | * Perform the DMA mapping magic necessary to access the source or |
178 | * target buffers of a request via DMA. The lower layers of the | |
1da177e4 | 179 | * kernel provide the necessary cache management so that we can |
5c05ff68 | 180 | * operate in a portable fashion. |
1da177e4 LT |
181 | */ |
182 | ||
183 | int ide_build_sglist(ide_drive_t *drive, struct request *rq) | |
184 | { | |
185 | ide_hwif_t *hwif = HWIF(drive); | |
186 | struct scatterlist *sg = hwif->sg_table; | |
187 | ||
1da177e4 LT |
188 | ide_map_sg(drive, rq); |
189 | ||
190 | if (rq_data_dir(rq) == READ) | |
5c05ff68 | 191 | hwif->sg_dma_direction = DMA_FROM_DEVICE; |
1da177e4 | 192 | else |
5c05ff68 | 193 | hwif->sg_dma_direction = DMA_TO_DEVICE; |
1da177e4 | 194 | |
5c05ff68 BZ |
195 | return dma_map_sg(hwif->dev, sg, hwif->sg_nents, |
196 | hwif->sg_dma_direction); | |
1da177e4 LT |
197 | } |
198 | ||
199 | EXPORT_SYMBOL_GPL(ide_build_sglist); | |
200 | ||
062f9f02 | 201 | #ifdef CONFIG_BLK_DEV_IDEDMA_PCI |
1da177e4 LT |
202 | /** |
203 | * ide_build_dmatable - build IDE DMA table | |
204 | * | |
205 | * ide_build_dmatable() prepares a dma request. We map the command | |
206 | * to get the pci bus addresses of the buffers and then build up | |
207 | * the PRD table that the IDE layer wants to be fed. The code | |
208 | * knows about the 64K wrap bug in the CS5530. | |
209 | * | |
210 | * Returns the number of built PRD entries if all went okay, | |
211 | * returns 0 otherwise. | |
212 | * | |
213 | * May also be invoked from trm290.c | |
214 | */ | |
215 | ||
216 | int ide_build_dmatable (ide_drive_t *drive, struct request *rq) | |
217 | { | |
218 | ide_hwif_t *hwif = HWIF(drive); | |
219 | unsigned int *table = hwif->dmatable_cpu; | |
220 | unsigned int is_trm290 = (hwif->chipset == ide_trm290) ? 1 : 0; | |
221 | unsigned int count = 0; | |
222 | int i; | |
223 | struct scatterlist *sg; | |
224 | ||
225 | hwif->sg_nents = i = ide_build_sglist(drive, rq); | |
226 | ||
227 | if (!i) | |
228 | return 0; | |
229 | ||
230 | sg = hwif->sg_table; | |
231 | while (i) { | |
232 | u32 cur_addr; | |
233 | u32 cur_len; | |
234 | ||
235 | cur_addr = sg_dma_address(sg); | |
236 | cur_len = sg_dma_len(sg); | |
237 | ||
238 | /* | |
239 | * Fill in the dma table, without crossing any 64kB boundaries. | |
240 | * Most hardware requires 16-bit alignment of all blocks, | |
241 | * but the trm290 requires 32-bit alignment. | |
242 | */ | |
243 | ||
244 | while (cur_len) { | |
245 | if (count++ >= PRD_ENTRIES) { | |
246 | printk(KERN_ERR "%s: DMA table too small\n", drive->name); | |
247 | goto use_pio_instead; | |
248 | } else { | |
249 | u32 xcount, bcount = 0x10000 - (cur_addr & 0xffff); | |
250 | ||
251 | if (bcount > cur_len) | |
252 | bcount = cur_len; | |
253 | *table++ = cpu_to_le32(cur_addr); | |
254 | xcount = bcount & 0xffff; | |
255 | if (is_trm290) | |
256 | xcount = ((xcount >> 2) - 1) << 16; | |
257 | if (xcount == 0x0000) { | |
258 | /* | |
259 | * Most chipsets correctly interpret a length of 0x0000 as 64KB, | |
260 | * but at least one (e.g. CS5530) misinterprets it as zero (!). | |
261 | * So here we break the 64KB entry into two 32KB entries instead. | |
262 | */ | |
263 | if (count++ >= PRD_ENTRIES) { | |
264 | printk(KERN_ERR "%s: DMA table too small\n", drive->name); | |
265 | goto use_pio_instead; | |
266 | } | |
267 | *table++ = cpu_to_le32(0x8000); | |
268 | *table++ = cpu_to_le32(cur_addr + 0x8000); | |
269 | xcount = 0x8000; | |
270 | } | |
271 | *table++ = cpu_to_le32(xcount); | |
272 | cur_addr += bcount; | |
273 | cur_len -= bcount; | |
274 | } | |
275 | } | |
276 | ||
55c16a70 | 277 | sg = sg_next(sg); |
1da177e4 LT |
278 | i--; |
279 | } | |
280 | ||
281 | if (count) { | |
282 | if (!is_trm290) | |
283 | *--table |= cpu_to_le32(0x80000000); | |
284 | return count; | |
285 | } | |
f6fb786d | 286 | |
1da177e4 | 287 | printk(KERN_ERR "%s: empty DMA table?\n", drive->name); |
f6fb786d | 288 | |
1da177e4 | 289 | use_pio_instead: |
f6fb786d BZ |
290 | ide_destroy_dmatable(drive); |
291 | ||
1da177e4 LT |
292 | return 0; /* revert to PIO for this request */ |
293 | } | |
294 | ||
295 | EXPORT_SYMBOL_GPL(ide_build_dmatable); | |
062f9f02 | 296 | #endif |
1da177e4 LT |
297 | |
298 | /** | |
299 | * ide_destroy_dmatable - clean up DMA mapping | |
300 | * @drive: The drive to unmap | |
301 | * | |
302 | * Teardown mappings after DMA has completed. This must be called | |
303 | * after the completion of each use of ide_build_dmatable and before | |
304 | * the next use of ide_build_dmatable. Failure to do so will cause | |
305 | * an oops as only one mapping can be live for each target at a given | |
306 | * time. | |
307 | */ | |
308 | ||
309 | void ide_destroy_dmatable (ide_drive_t *drive) | |
310 | { | |
36501650 | 311 | ide_hwif_t *hwif = drive->hwif; |
1da177e4 | 312 | |
5c05ff68 | 313 | dma_unmap_sg(hwif->dev, hwif->sg_table, hwif->sg_nents, |
36501650 | 314 | hwif->sg_dma_direction); |
1da177e4 LT |
315 | } |
316 | ||
317 | EXPORT_SYMBOL_GPL(ide_destroy_dmatable); | |
318 | ||
062f9f02 | 319 | #ifdef CONFIG_BLK_DEV_IDEDMA_PCI |
1da177e4 LT |
320 | /** |
321 | * config_drive_for_dma - attempt to activate IDE DMA | |
322 | * @drive: the drive to place in DMA mode | |
323 | * | |
324 | * If the drive supports at least mode 2 DMA or UDMA of any kind | |
325 | * then attempt to place it into DMA mode. Drives that are known to | |
326 | * support DMA but predate the DMA properties or that are known | |
327 | * to have DMA handling bugs are also set up appropriately based | |
328 | * on the good/bad drive lists. | |
329 | */ | |
330 | ||
331 | static int config_drive_for_dma (ide_drive_t *drive) | |
332 | { | |
1116fae5 | 333 | ide_hwif_t *hwif = drive->hwif; |
1da177e4 | 334 | struct hd_driveid *id = drive->id; |
1da177e4 | 335 | |
33c1002e BZ |
336 | if (drive->media != ide_disk) { |
337 | if (hwif->host_flags & IDE_HFLAG_NO_ATAPI_DMA) | |
bcbf6ee3 | 338 | return 0; |
33c1002e | 339 | } |
1116fae5 | 340 | |
0ae2e178 BZ |
341 | /* |
342 | * Enable DMA on any drive that has | |
343 | * UltraDMA (mode 0/1/2/3/4/5/6) enabled | |
344 | */ | |
345 | if ((id->field_valid & 4) && ((id->dma_ultra >> 8) & 0x7f)) | |
346 | return 1; | |
347 | ||
348 | /* | |
349 | * Enable DMA on any drive that has mode2 DMA | |
350 | * (multi or single) enabled | |
351 | */ | |
352 | if (id->field_valid & 2) /* regular DMA */ | |
353 | if ((id->dma_mword & 0x404) == 0x404 || | |
354 | (id->dma_1word & 0x404) == 0x404) | |
355 | return 1; | |
3608b5d7 | 356 | |
0ae2e178 BZ |
357 | /* Consult the list of known "good" drives */ |
358 | if (ide_dma_good_drive(drive)) | |
359 | return 1; | |
360 | ||
361 | return 0; | |
1da177e4 LT |
362 | } |
363 | ||
364 | /** | |
365 | * dma_timer_expiry - handle a DMA timeout | |
366 | * @drive: Drive that timed out | |
367 | * | |
368 | * An IDE DMA transfer timed out. In the event of an error we ask | |
369 | * the driver to resolve the problem, if a DMA transfer is still | |
370 | * in progress we continue to wait (arguably we need to add a | |
371 | * secondary 'I don't care what the drive thinks' timeout here) | |
372 | * Finally if we have an interrupt we let it complete the I/O. | |
373 | * But only one time - we clear expiry and if it's still not | |
374 | * completed after WAIT_CMD, we error and retry in PIO. | |
375 | * This can occur if an interrupt is lost or due to hang or bugs. | |
376 | */ | |
377 | ||
378 | static int dma_timer_expiry (ide_drive_t *drive) | |
379 | { | |
380 | ide_hwif_t *hwif = HWIF(drive); | |
381 | u8 dma_stat = hwif->INB(hwif->dma_status); | |
382 | ||
383 | printk(KERN_WARNING "%s: dma_timer_expiry: dma status == 0x%02x\n", | |
384 | drive->name, dma_stat); | |
385 | ||
386 | if ((dma_stat & 0x18) == 0x18) /* BUSY Stupid Early Timer !! */ | |
387 | return WAIT_CMD; | |
388 | ||
389 | HWGROUP(drive)->expiry = NULL; /* one free ride for now */ | |
390 | ||
391 | /* 1 dmaing, 2 error, 4 intr */ | |
392 | if (dma_stat & 2) /* ERROR */ | |
393 | return -1; | |
394 | ||
395 | if (dma_stat & 1) /* DMAing */ | |
396 | return WAIT_CMD; | |
397 | ||
398 | if (dma_stat & 4) /* Got an Interrupt */ | |
399 | return WAIT_CMD; | |
400 | ||
401 | return 0; /* Status is unknown -- reset the bus */ | |
402 | } | |
403 | ||
404 | /** | |
15ce926a | 405 | * ide_dma_host_set - Enable/disable DMA on a host |
1da177e4 LT |
406 | * @drive: drive to control |
407 | * | |
15ce926a BZ |
408 | * Enable/disable DMA on an IDE controller following generic |
409 | * bus-mastering IDE controller behaviour. | |
1da177e4 LT |
410 | */ |
411 | ||
15ce926a | 412 | void ide_dma_host_set(ide_drive_t *drive, int on) |
1da177e4 LT |
413 | { |
414 | ide_hwif_t *hwif = HWIF(drive); | |
415 | u8 unit = (drive->select.b.unit & 0x01); | |
416 | u8 dma_stat = hwif->INB(hwif->dma_status); | |
417 | ||
15ce926a BZ |
418 | if (on) |
419 | dma_stat |= (1 << (5 + unit)); | |
420 | else | |
421 | dma_stat &= ~(1 << (5 + unit)); | |
422 | ||
423 | hwif->OUTB(dma_stat, hwif->dma_status); | |
1da177e4 LT |
424 | } |
425 | ||
15ce926a | 426 | EXPORT_SYMBOL_GPL(ide_dma_host_set); |
4a546e04 | 427 | #endif /* CONFIG_BLK_DEV_IDEDMA_PCI */ |
1da177e4 LT |
428 | |
429 | /** | |
7469aaf6 | 430 | * ide_dma_off_quietly - Generic DMA kill |
1da177e4 LT |
431 | * @drive: drive to control |
432 | * | |
433 | * Turn off the current DMA on this IDE controller. | |
434 | */ | |
435 | ||
7469aaf6 | 436 | void ide_dma_off_quietly(ide_drive_t *drive) |
1da177e4 LT |
437 | { |
438 | drive->using_dma = 0; | |
439 | ide_toggle_bounce(drive, 0); | |
440 | ||
15ce926a | 441 | drive->hwif->dma_host_set(drive, 0); |
1da177e4 LT |
442 | } |
443 | ||
7469aaf6 | 444 | EXPORT_SYMBOL(ide_dma_off_quietly); |
1da177e4 LT |
445 | |
446 | /** | |
7469aaf6 | 447 | * ide_dma_off - disable DMA on a device |
1da177e4 LT |
448 | * @drive: drive to disable DMA on |
449 | * | |
450 | * Disable IDE DMA for a device on this IDE controller. | |
451 | * Inform the user that DMA has been disabled. | |
452 | */ | |
453 | ||
7469aaf6 | 454 | void ide_dma_off(ide_drive_t *drive) |
1da177e4 LT |
455 | { |
456 | printk(KERN_INFO "%s: DMA disabled\n", drive->name); | |
4a546e04 | 457 | ide_dma_off_quietly(drive); |
1da177e4 LT |
458 | } |
459 | ||
7469aaf6 | 460 | EXPORT_SYMBOL(ide_dma_off); |
1da177e4 | 461 | |
1da177e4 | 462 | /** |
4a546e04 | 463 | * ide_dma_on - Enable DMA on a device |
1da177e4 LT |
464 | * @drive: drive to enable DMA on |
465 | * | |
466 | * Enable IDE DMA for a device on this IDE controller. | |
467 | */ | |
4a546e04 BZ |
468 | |
469 | void ide_dma_on(ide_drive_t *drive) | |
1da177e4 | 470 | { |
1da177e4 LT |
471 | drive->using_dma = 1; |
472 | ide_toggle_bounce(drive, 1); | |
473 | ||
15ce926a | 474 | drive->hwif->dma_host_set(drive, 1); |
1da177e4 LT |
475 | } |
476 | ||
4a546e04 | 477 | #ifdef CONFIG_BLK_DEV_IDEDMA_PCI |
1da177e4 LT |
478 | /** |
479 | * ide_dma_setup - begin a DMA phase | |
480 | * @drive: target device | |
481 | * | |
482 | * Build an IDE DMA PRD (IDE speak for scatter gather table) | |
483 | * and then set up the DMA transfer registers for a device | |
484 | * that follows generic IDE PCI DMA behaviour. Controllers can | |
485 | * override this function if they need to | |
486 | * | |
487 | * Returns 0 on success. If a PIO fallback is required then 1 | |
488 | * is returned. | |
489 | */ | |
490 | ||
491 | int ide_dma_setup(ide_drive_t *drive) | |
492 | { | |
493 | ide_hwif_t *hwif = drive->hwif; | |
494 | struct request *rq = HWGROUP(drive)->rq; | |
495 | unsigned int reading; | |
496 | u8 dma_stat; | |
497 | ||
498 | if (rq_data_dir(rq)) | |
499 | reading = 0; | |
500 | else | |
501 | reading = 1 << 3; | |
502 | ||
503 | /* fall back to pio! */ | |
504 | if (!ide_build_dmatable(drive, rq)) { | |
505 | ide_map_sg(drive, rq); | |
506 | return 1; | |
507 | } | |
508 | ||
509 | /* PRD table */ | |
2ad1e558 | 510 | if (hwif->mmio) |
0ecdca26 BZ |
511 | writel(hwif->dmatable_dma, (void __iomem *)hwif->dma_prdtable); |
512 | else | |
513 | outl(hwif->dmatable_dma, hwif->dma_prdtable); | |
1da177e4 LT |
514 | |
515 | /* specify r/w */ | |
516 | hwif->OUTB(reading, hwif->dma_command); | |
517 | ||
518 | /* read dma_status for INTR & ERROR flags */ | |
519 | dma_stat = hwif->INB(hwif->dma_status); | |
520 | ||
521 | /* clear INTR & ERROR flags */ | |
522 | hwif->OUTB(dma_stat|6, hwif->dma_status); | |
523 | drive->waiting_for_dma = 1; | |
524 | return 0; | |
525 | } | |
526 | ||
527 | EXPORT_SYMBOL_GPL(ide_dma_setup); | |
528 | ||
529 | static void ide_dma_exec_cmd(ide_drive_t *drive, u8 command) | |
530 | { | |
531 | /* issue cmd to drive */ | |
532 | ide_execute_command(drive, command, &ide_dma_intr, 2*WAIT_CMD, dma_timer_expiry); | |
533 | } | |
534 | ||
535 | void ide_dma_start(ide_drive_t *drive) | |
536 | { | |
537 | ide_hwif_t *hwif = HWIF(drive); | |
538 | u8 dma_cmd = hwif->INB(hwif->dma_command); | |
539 | ||
540 | /* Note that this is done *after* the cmd has | |
541 | * been issued to the drive, as per the BM-IDE spec. | |
542 | * The Promise Ultra33 doesn't work correctly when | |
543 | * we do this part before issuing the drive cmd. | |
544 | */ | |
545 | /* start DMA */ | |
546 | hwif->OUTB(dma_cmd|1, hwif->dma_command); | |
547 | hwif->dma = 1; | |
548 | wmb(); | |
549 | } | |
550 | ||
551 | EXPORT_SYMBOL_GPL(ide_dma_start); | |
552 | ||
553 | /* returns 1 on error, 0 otherwise */ | |
554 | int __ide_dma_end (ide_drive_t *drive) | |
555 | { | |
556 | ide_hwif_t *hwif = HWIF(drive); | |
557 | u8 dma_stat = 0, dma_cmd = 0; | |
558 | ||
559 | drive->waiting_for_dma = 0; | |
560 | /* get dma_command mode */ | |
561 | dma_cmd = hwif->INB(hwif->dma_command); | |
562 | /* stop DMA */ | |
563 | hwif->OUTB(dma_cmd&~1, hwif->dma_command); | |
564 | /* get DMA status */ | |
565 | dma_stat = hwif->INB(hwif->dma_status); | |
566 | /* clear the INTR & ERROR bits */ | |
567 | hwif->OUTB(dma_stat|6, hwif->dma_status); | |
568 | /* purge DMA mappings */ | |
569 | ide_destroy_dmatable(drive); | |
570 | /* verify good DMA status */ | |
571 | hwif->dma = 0; | |
572 | wmb(); | |
573 | return (dma_stat & 7) != 4 ? (0x10 | dma_stat) : 0; | |
574 | } | |
575 | ||
576 | EXPORT_SYMBOL(__ide_dma_end); | |
577 | ||
578 | /* returns 1 if dma irq issued, 0 otherwise */ | |
579 | static int __ide_dma_test_irq(ide_drive_t *drive) | |
580 | { | |
581 | ide_hwif_t *hwif = HWIF(drive); | |
582 | u8 dma_stat = hwif->INB(hwif->dma_status); | |
583 | ||
1da177e4 LT |
584 | /* return 1 if INTR asserted */ |
585 | if ((dma_stat & 4) == 4) | |
586 | return 1; | |
587 | if (!drive->waiting_for_dma) | |
588 | printk(KERN_WARNING "%s: (%s) called while not waiting\n", | |
589 | drive->name, __FUNCTION__); | |
590 | return 0; | |
591 | } | |
0ae2e178 BZ |
592 | #else |
593 | static inline int config_drive_for_dma(ide_drive_t *drive) { return 0; } | |
1da177e4 LT |
594 | #endif /* CONFIG_BLK_DEV_IDEDMA_PCI */ |
595 | ||
596 | int __ide_dma_bad_drive (ide_drive_t *drive) | |
597 | { | |
598 | struct hd_driveid *id = drive->id; | |
599 | ||
65e5f2e3 | 600 | int blacklist = ide_in_drive_list(id, drive_blacklist); |
1da177e4 LT |
601 | if (blacklist) { |
602 | printk(KERN_WARNING "%s: Disabling (U)DMA for %s (blacklisted)\n", | |
603 | drive->name, id->model); | |
604 | return blacklist; | |
605 | } | |
606 | return 0; | |
607 | } | |
608 | ||
609 | EXPORT_SYMBOL(__ide_dma_bad_drive); | |
610 | ||
2d5eaa6d BZ |
611 | static const u8 xfer_mode_bases[] = { |
612 | XFER_UDMA_0, | |
613 | XFER_MW_DMA_0, | |
614 | XFER_SW_DMA_0, | |
615 | }; | |
616 | ||
7670df73 | 617 | static unsigned int ide_get_mode_mask(ide_drive_t *drive, u8 base, u8 req_mode) |
2d5eaa6d BZ |
618 | { |
619 | struct hd_driveid *id = drive->id; | |
620 | ide_hwif_t *hwif = drive->hwif; | |
621 | unsigned int mask = 0; | |
622 | ||
623 | switch(base) { | |
624 | case XFER_UDMA_0: | |
625 | if ((id->field_valid & 4) == 0) | |
626 | break; | |
627 | ||
2d5eaa6d | 628 | if (hwif->udma_filter) |
851dd33b SS |
629 | mask = hwif->udma_filter(drive); |
630 | else | |
631 | mask = hwif->ultra_mask; | |
632 | mask &= id->dma_ultra; | |
2d5eaa6d | 633 | |
7670df73 BZ |
634 | /* |
635 | * avoid false cable warning from eighty_ninty_three() | |
636 | */ | |
637 | if (req_mode > XFER_UDMA_2) { | |
638 | if ((mask & 0x78) && (eighty_ninty_three(drive) == 0)) | |
639 | mask &= 0x07; | |
640 | } | |
2d5eaa6d BZ |
641 | break; |
642 | case XFER_MW_DMA_0: | |
b4e44369 SS |
643 | if ((id->field_valid & 2) == 0) |
644 | break; | |
645 | if (hwif->mdma_filter) | |
646 | mask = hwif->mdma_filter(drive); | |
647 | else | |
648 | mask = hwif->mwdma_mask; | |
649 | mask &= id->dma_mword; | |
2d5eaa6d BZ |
650 | break; |
651 | case XFER_SW_DMA_0: | |
15a4f943 | 652 | if (id->field_valid & 2) { |
3649c06e | 653 | mask = id->dma_1word & hwif->swdma_mask; |
15a4f943 BZ |
654 | } else if (id->tDMA) { |
655 | /* | |
656 | * ide_fix_driveid() doesn't convert ->tDMA to the | |
657 | * CPU endianness so we need to do it here | |
658 | */ | |
659 | u8 mode = le16_to_cpu(id->tDMA); | |
660 | ||
661 | /* | |
662 | * if the mode is valid convert it to the mask | |
663 | * (the maximum allowed mode is XFER_SW_DMA_2) | |
664 | */ | |
665 | if (mode <= 2) | |
666 | mask = ((2 << mode) - 1) & hwif->swdma_mask; | |
667 | } | |
2d5eaa6d BZ |
668 | break; |
669 | default: | |
670 | BUG(); | |
671 | break; | |
672 | } | |
673 | ||
674 | return mask; | |
675 | } | |
676 | ||
677 | /** | |
7670df73 | 678 | * ide_find_dma_mode - compute DMA speed |
2d5eaa6d | 679 | * @drive: IDE device |
7670df73 BZ |
680 | * @req_mode: requested mode |
681 | * | |
682 | * Checks the drive/host capabilities and finds the speed to use for | |
683 | * the DMA transfer. The speed is then limited by the requested mode. | |
2d5eaa6d | 684 | * |
7670df73 BZ |
685 | * Returns 0 if the drive/host combination is incapable of DMA transfers |
686 | * or if the requested mode is not a DMA mode. | |
2d5eaa6d BZ |
687 | */ |
688 | ||
7670df73 | 689 | u8 ide_find_dma_mode(ide_drive_t *drive, u8 req_mode) |
2d5eaa6d BZ |
690 | { |
691 | ide_hwif_t *hwif = drive->hwif; | |
692 | unsigned int mask; | |
693 | int x, i; | |
694 | u8 mode = 0; | |
695 | ||
33c1002e BZ |
696 | if (drive->media != ide_disk) { |
697 | if (hwif->host_flags & IDE_HFLAG_NO_ATAPI_DMA) | |
698 | return 0; | |
699 | } | |
2d5eaa6d BZ |
700 | |
701 | for (i = 0; i < ARRAY_SIZE(xfer_mode_bases); i++) { | |
7670df73 BZ |
702 | if (req_mode < xfer_mode_bases[i]) |
703 | continue; | |
704 | mask = ide_get_mode_mask(drive, xfer_mode_bases[i], req_mode); | |
2d5eaa6d BZ |
705 | x = fls(mask) - 1; |
706 | if (x >= 0) { | |
707 | mode = xfer_mode_bases[i] + x; | |
708 | break; | |
709 | } | |
710 | } | |
711 | ||
75d7d963 BZ |
712 | if (hwif->chipset == ide_acorn && mode == 0) { |
713 | /* | |
714 | * is this correct? | |
715 | */ | |
716 | if (ide_dma_good_drive(drive) && drive->id->eide_dma_time < 150) | |
717 | mode = XFER_MW_DMA_1; | |
718 | } | |
719 | ||
3ab7efe8 BZ |
720 | mode = min(mode, req_mode); |
721 | ||
722 | printk(KERN_INFO "%s: %s mode selected\n", drive->name, | |
d34887da | 723 | mode ? ide_xfer_verbose(mode) : "no DMA"); |
2d5eaa6d | 724 | |
3ab7efe8 | 725 | return mode; |
2d5eaa6d BZ |
726 | } |
727 | ||
7670df73 | 728 | EXPORT_SYMBOL_GPL(ide_find_dma_mode); |
2d5eaa6d | 729 | |
0ae2e178 | 730 | static int ide_tune_dma(ide_drive_t *drive) |
29e744d0 | 731 | { |
8704de8f | 732 | ide_hwif_t *hwif = drive->hwif; |
29e744d0 BZ |
733 | u8 speed; |
734 | ||
c223701c | 735 | if (noautodma || drive->nodma || (drive->id->capability & 1) == 0) |
122ab088 BZ |
736 | return 0; |
737 | ||
738 | /* consult the list of known "bad" drives */ | |
739 | if (__ide_dma_bad_drive(drive)) | |
29e744d0 BZ |
740 | return 0; |
741 | ||
3ab7efe8 BZ |
742 | if (ide_id_dma_bug(drive)) |
743 | return 0; | |
744 | ||
8704de8f | 745 | if (hwif->host_flags & IDE_HFLAG_TRUST_BIOS_FOR_DMA) |
0ae2e178 BZ |
746 | return config_drive_for_dma(drive); |
747 | ||
29e744d0 BZ |
748 | speed = ide_max_dma_mode(drive); |
749 | ||
8704de8f BZ |
750 | if (!speed) { |
751 | /* is this really correct/needed? */ | |
752 | if ((hwif->host_flags & IDE_HFLAG_CY82C693) && | |
753 | ide_dma_good_drive(drive)) | |
754 | return 1; | |
755 | else | |
756 | return 0; | |
757 | } | |
29e744d0 | 758 | |
8704de8f | 759 | if (hwif->host_flags & IDE_HFLAG_NO_SET_MODE) |
88b2b32b BZ |
760 | return 0; |
761 | ||
762 | if (ide_set_dma_mode(drive, speed)) | |
4728d546 | 763 | return 0; |
29e744d0 | 764 | |
4728d546 | 765 | return 1; |
29e744d0 BZ |
766 | } |
767 | ||
0ae2e178 BZ |
768 | static int ide_dma_check(ide_drive_t *drive) |
769 | { | |
770 | ide_hwif_t *hwif = drive->hwif; | |
771 | int vdma = (hwif->host_flags & IDE_HFLAG_VDMA)? 1 : 0; | |
772 | ||
773 | if (!vdma && ide_tune_dma(drive)) | |
774 | return 0; | |
775 | ||
776 | /* TODO: always do PIO fallback */ | |
777 | if (hwif->host_flags & IDE_HFLAG_TRUST_BIOS_FOR_DMA) | |
778 | return -1; | |
779 | ||
780 | ide_set_max_pio(drive); | |
781 | ||
782 | return vdma ? 0 : -1; | |
783 | } | |
784 | ||
3ab7efe8 | 785 | int ide_id_dma_bug(ide_drive_t *drive) |
1da177e4 | 786 | { |
3ab7efe8 | 787 | struct hd_driveid *id = drive->id; |
1da177e4 LT |
788 | |
789 | if (id->field_valid & 4) { | |
790 | if ((id->dma_ultra >> 8) && (id->dma_mword >> 8)) | |
3ab7efe8 | 791 | goto err_out; |
1da177e4 LT |
792 | } else if (id->field_valid & 2) { |
793 | if ((id->dma_mword >> 8) && (id->dma_1word >> 8)) | |
3ab7efe8 | 794 | goto err_out; |
1da177e4 | 795 | } |
3ab7efe8 BZ |
796 | return 0; |
797 | err_out: | |
798 | printk(KERN_ERR "%s: bad DMA info in identify block\n", drive->name); | |
799 | return 1; | |
1da177e4 LT |
800 | } |
801 | ||
3608b5d7 BZ |
802 | int ide_set_dma(ide_drive_t *drive) |
803 | { | |
3608b5d7 BZ |
804 | int rc; |
805 | ||
7b905994 BZ |
806 | /* |
807 | * Force DMAing for the beginning of the check. | |
808 | * Some chipsets appear to do interesting | |
809 | * things, if not checked and cleared. | |
810 | * PARANOIA!!! | |
811 | */ | |
4a546e04 | 812 | ide_dma_off_quietly(drive); |
3608b5d7 | 813 | |
7b905994 BZ |
814 | rc = ide_dma_check(drive); |
815 | if (rc) | |
816 | return rc; | |
3608b5d7 | 817 | |
4a546e04 BZ |
818 | ide_dma_on(drive); |
819 | ||
820 | return 0; | |
3608b5d7 BZ |
821 | } |
822 | ||
578cfa0d BZ |
823 | void ide_check_dma_crc(ide_drive_t *drive) |
824 | { | |
825 | u8 mode; | |
826 | ||
827 | ide_dma_off_quietly(drive); | |
828 | drive->crc_count = 0; | |
829 | mode = drive->current_speed; | |
830 | /* | |
831 | * Don't try non Ultra-DMA modes without iCRC's. Force the | |
832 | * device to PIO and make the user enable SWDMA/MWDMA modes. | |
833 | */ | |
834 | if (mode > XFER_UDMA_0 && mode <= XFER_UDMA_7) | |
835 | mode--; | |
836 | else | |
837 | mode = XFER_PIO_4; | |
838 | ide_set_xfer_rate(drive, mode); | |
839 | if (drive->current_speed >= XFER_SW_DMA_0) | |
840 | ide_dma_on(drive); | |
841 | } | |
842 | ||
1da177e4 | 843 | #ifdef CONFIG_BLK_DEV_IDEDMA_PCI |
841d2a9b | 844 | void ide_dma_lost_irq (ide_drive_t *drive) |
1da177e4 LT |
845 | { |
846 | printk("%s: DMA interrupt recovery\n", drive->name); | |
1da177e4 LT |
847 | } |
848 | ||
841d2a9b | 849 | EXPORT_SYMBOL(ide_dma_lost_irq); |
1da177e4 | 850 | |
c283f5db | 851 | void ide_dma_timeout (ide_drive_t *drive) |
1da177e4 | 852 | { |
c283f5db SS |
853 | ide_hwif_t *hwif = HWIF(drive); |
854 | ||
1da177e4 | 855 | printk(KERN_ERR "%s: timeout waiting for DMA\n", drive->name); |
1da177e4 | 856 | |
c283f5db SS |
857 | if (hwif->ide_dma_test_irq(drive)) |
858 | return; | |
859 | ||
860 | hwif->ide_dma_end(drive); | |
1da177e4 LT |
861 | } |
862 | ||
c283f5db | 863 | EXPORT_SYMBOL(ide_dma_timeout); |
1da177e4 | 864 | |
a02bfd3c | 865 | static void ide_release_dma_engine(ide_hwif_t *hwif) |
1da177e4 LT |
866 | { |
867 | if (hwif->dmatable_cpu) { | |
36501650 BZ |
868 | struct pci_dev *pdev = to_pci_dev(hwif->dev); |
869 | ||
870 | pci_free_consistent(pdev, PRD_ENTRIES * PRD_BYTES, | |
871 | hwif->dmatable_cpu, hwif->dmatable_dma); | |
1da177e4 LT |
872 | hwif->dmatable_cpu = NULL; |
873 | } | |
1da177e4 LT |
874 | } |
875 | ||
876 | static int ide_release_iomio_dma(ide_hwif_t *hwif) | |
877 | { | |
1da177e4 | 878 | release_region(hwif->dma_base, 8); |
020e322d SS |
879 | if (hwif->extra_ports) |
880 | release_region(hwif->extra_base, hwif->extra_ports); | |
1da177e4 LT |
881 | return 1; |
882 | } | |
883 | ||
884 | /* | |
885 | * Needed for allowing full modular support of ide-driver | |
886 | */ | |
dc844e05 | 887 | int ide_release_dma(ide_hwif_t *hwif) |
1da177e4 | 888 | { |
dc844e05 SS |
889 | ide_release_dma_engine(hwif); |
890 | ||
2ad1e558 | 891 | if (hwif->mmio) |
1da177e4 | 892 | return 1; |
dc844e05 SS |
893 | else |
894 | return ide_release_iomio_dma(hwif); | |
1da177e4 LT |
895 | } |
896 | ||
897 | static int ide_allocate_dma_engine(ide_hwif_t *hwif) | |
898 | { | |
36501650 BZ |
899 | struct pci_dev *pdev = to_pci_dev(hwif->dev); |
900 | ||
901 | hwif->dmatable_cpu = pci_alloc_consistent(pdev, | |
1da177e4 LT |
902 | PRD_ENTRIES * PRD_BYTES, |
903 | &hwif->dmatable_dma); | |
904 | ||
905 | if (hwif->dmatable_cpu) | |
906 | return 0; | |
907 | ||
dc844e05 SS |
908 | printk(KERN_ERR "%s: -- Error, unable to allocate DMA table.\n", |
909 | hwif->cds->name); | |
1da177e4 | 910 | |
1da177e4 LT |
911 | return 1; |
912 | } | |
913 | ||
ecf32796 | 914 | static int ide_mapped_mmio_dma(ide_hwif_t *hwif, unsigned long base) |
1da177e4 LT |
915 | { |
916 | printk(KERN_INFO " %s: MMIO-DMA ", hwif->name); | |
917 | ||
1da177e4 LT |
918 | return 0; |
919 | } | |
920 | ||
ecf32796 | 921 | static int ide_iomio_dma(ide_hwif_t *hwif, unsigned long base) |
1da177e4 LT |
922 | { |
923 | printk(KERN_INFO " %s: BM-DMA at 0x%04lx-0x%04lx", | |
ecf32796 | 924 | hwif->name, base, base + 7); |
020e322d | 925 | |
ecf32796 | 926 | if (!request_region(base, 8, hwif->name)) { |
1da177e4 LT |
927 | printk(" -- Error, ports in use.\n"); |
928 | return 1; | |
929 | } | |
020e322d | 930 | |
020e322d SS |
931 | if (hwif->cds->extra) { |
932 | hwif->extra_base = base + (hwif->channel ? 8 : 16); | |
933 | ||
934 | if (!hwif->mate || !hwif->mate->extra_ports) { | |
935 | if (!request_region(hwif->extra_base, | |
936 | hwif->cds->extra, hwif->cds->name)) { | |
937 | printk(" -- Error, extra ports in use.\n"); | |
ecf32796 | 938 | release_region(base, 8); |
020e322d SS |
939 | return 1; |
940 | } | |
941 | hwif->extra_ports = hwif->cds->extra; | |
942 | } | |
1da177e4 | 943 | } |
020e322d | 944 | |
1da177e4 LT |
945 | return 0; |
946 | } | |
947 | ||
ecf32796 | 948 | static int ide_dma_iobase(ide_hwif_t *hwif, unsigned long base) |
1da177e4 | 949 | { |
2ad1e558 | 950 | if (hwif->mmio) |
ecf32796 | 951 | return ide_mapped_mmio_dma(hwif, base); |
2ad1e558 | 952 | |
ecf32796 | 953 | return ide_iomio_dma(hwif, base); |
1da177e4 LT |
954 | } |
955 | ||
ecf32796 | 956 | void ide_setup_dma(ide_hwif_t *hwif, unsigned long base) |
1da177e4 | 957 | { |
4e5a68ae SS |
958 | u8 dma_stat; |
959 | ||
ecf32796 | 960 | if (ide_dma_iobase(hwif, base)) |
1da177e4 LT |
961 | return; |
962 | ||
963 | if (ide_allocate_dma_engine(hwif)) { | |
964 | ide_release_dma(hwif); | |
965 | return; | |
966 | } | |
967 | ||
a02bfd3c BZ |
968 | hwif->dma_base = base; |
969 | ||
ecf32796 SS |
970 | if (!hwif->dma_command) |
971 | hwif->dma_command = hwif->dma_base + 0; | |
972 | if (!hwif->dma_vendor1) | |
973 | hwif->dma_vendor1 = hwif->dma_base + 1; | |
974 | if (!hwif->dma_status) | |
975 | hwif->dma_status = hwif->dma_base + 2; | |
976 | if (!hwif->dma_vendor3) | |
977 | hwif->dma_vendor3 = hwif->dma_base + 3; | |
978 | if (!hwif->dma_prdtable) | |
979 | hwif->dma_prdtable = hwif->dma_base + 4; | |
1da177e4 | 980 | |
15ce926a BZ |
981 | if (!hwif->dma_host_set) |
982 | hwif->dma_host_set = &ide_dma_host_set; | |
1da177e4 LT |
983 | if (!hwif->dma_setup) |
984 | hwif->dma_setup = &ide_dma_setup; | |
985 | if (!hwif->dma_exec_cmd) | |
986 | hwif->dma_exec_cmd = &ide_dma_exec_cmd; | |
987 | if (!hwif->dma_start) | |
988 | hwif->dma_start = &ide_dma_start; | |
989 | if (!hwif->ide_dma_end) | |
990 | hwif->ide_dma_end = &__ide_dma_end; | |
991 | if (!hwif->ide_dma_test_irq) | |
992 | hwif->ide_dma_test_irq = &__ide_dma_test_irq; | |
c283f5db SS |
993 | if (!hwif->dma_timeout) |
994 | hwif->dma_timeout = &ide_dma_timeout; | |
841d2a9b SS |
995 | if (!hwif->dma_lost_irq) |
996 | hwif->dma_lost_irq = &ide_dma_lost_irq; | |
1da177e4 | 997 | |
4e5a68ae SS |
998 | dma_stat = hwif->INB(hwif->dma_status); |
999 | printk(KERN_CONT ", BIOS settings: %s:%s, %s:%s\n", | |
1000 | hwif->drives[0].name, (dma_stat & 0x20) ? "DMA" : "PIO", | |
1001 | hwif->drives[1].name, (dma_stat & 0x40) ? "DMA" : "PIO"); | |
1da177e4 LT |
1002 | } |
1003 | ||
1004 | EXPORT_SYMBOL_GPL(ide_setup_dma); | |
1005 | #endif /* CONFIG_BLK_DEV_IDEDMA_PCI */ |