projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
IB/mlx4: Add port aggregation support
[deliverable/linux.git] / drivers / infiniband / hw / mlx4 / main.c
CommitLineData
225c7b1f
RD		 1/*
2 * Copyright (c) 2006, 2007 Cisco Systems, Inc. All rights reserved.
51a379d0 3 * Copyright (c) 2007, 2008 Mellanox Technologies. All rights reserved.
225c7b1f
RD		 4 *
5 * This software is available to you under a choice of one of two
6 * licenses. You may choose to be licensed under the terms of the GNU
7 * General Public License (GPL) Version 2, available from the file
8 * COPYING in the main directory of this source tree, or the
9 * OpenIB.org BSD license below:
10 *
11 * Redistribution and use in source and binary forms, with or
12 * without modification, are permitted provided that the following
13 * conditions are met:
14 *
15 * - Redistributions of source code must retain the above
16 * copyright notice, this list of conditions and the following
17 * disclaimer.
18 *
19 * - Redistributions in binary form must reproduce the above
20 * copyright notice, this list of conditions and the following
21 * disclaimer in the documentation and/or other materials
22 * provided with the distribution.
23 *
24 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
25 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
26 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
27 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
28 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
29 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
30 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
31 * SOFTWARE.
32 */
33
34#include <linux/module.h>
35#include <linux/init.h>
5a0e3ad6 36#include <linux/slab.h>
225c7b1f 37#include <linux/errno.h>
fa417f7b
EC		 38#include <linux/netdevice.h>
39#include <linux/inetdevice.h>
40#include <linux/rtnetlink.h>
4c3eb3ca 41#include <linux/if_vlan.h>
d487ee77
MS		 42#include <net/ipv6.h>
43#include <net/addrconf.h>
225c7b1f
RD		 44
45#include <rdma/ib_smi.h>
46#include <rdma/ib_user_verbs.h>
fa417f7b 47#include <rdma/ib_addr.h>
225c7b1f
RD		 48
49#include <linux/mlx4/driver.h>
50#include <linux/mlx4/cmd.h>
9433c188 51#include <linux/mlx4/qp.h>
225c7b1f
RD		 52
53#include "mlx4_ib.h"
54#include "user.h"
55
b1d8eb5a 56#define DRV_NAME MLX4_IB_DRV_NAME
169a1d85
AV		 57#define DRV_VERSION "2.2-1"
58#define DRV_RELDATE "Feb 2014"
225c7b1f 59
f77c0162 60#define MLX4_IB_FLOW_MAX_PRIO 0xFFF
a37a1a42 61#define MLX4_IB_FLOW_QPN_MASK 0xFFFFFF
50e2ec91 62#define MLX4_IB_CARD_REV_A0 0xA0
f77c0162 63
225c7b1f
RD		 64MODULE_AUTHOR("Roland Dreier");
65MODULE_DESCRIPTION("Mellanox ConnectX HCA InfiniBand driver");
66MODULE_LICENSE("Dual BSD/GPL");
67MODULE_VERSION(DRV_VERSION);
68
a0c64a17
JM		 69int mlx4_ib_sm_guid_assign = 1;
70module_param_named(sm_guid_assign, mlx4_ib_sm_guid_assign, int, 0444);
71MODULE_PARM_DESC(sm_guid_assign, "Enable SM alias_GUID assignment if sm_guid_assign > 0 (Default: 1)");
72
68f3948d 73static const char mlx4_ib_version[] =
225c7b1f
RD		 74 DRV_NAME ": Mellanox ConnectX InfiniBand driver v"
75 DRV_VERSION " (" DRV_RELDATE ")\n";
76
fa417f7b
EC		 77struct update_gid_work {
78 struct work_struct work;
79 union ib_gid gids[128];
80 struct mlx4_ib_dev *dev;
81 int port;
82};
83
3806d08c
JM		 84static void do_slave_init(struct mlx4_ib_dev *ibdev, int slave, int do_init);
85
fa417f7b
EC		 86static struct workqueue_struct *wq;
87
225c7b1f
RD		 88static void init_query_mad(struct ib_smp *mad)
89{
90 mad->base_version = 1;
91 mad->mgmt_class = IB_MGMT_CLASS_SUBN_LID_ROUTED;
92 mad->class_version = 1;
93 mad->method = IB_MGMT_METHOD_GET;
94}
95
4c3eb3ca
EC		 96static union ib_gid zgid;
97
f77c0162
HHZ		 98static int check_flow_steering_support(struct mlx4_dev *dev)
99{
0a9b7d59 100 int eth_num_ports = 0;
f77c0162 101 int ib_num_ports = 0;
f77c0162 102
0a9b7d59
MB		 103 int dmfs = dev->caps.steering_mode == MLX4_STEERING_MODE_DEVICE_MANAGED;
104
105 if (dmfs) {
106 int i;
107 mlx4_foreach_port(i, dev, MLX4_PORT_TYPE_ETH)
108 eth_num_ports++;
109 mlx4_foreach_port(i, dev, MLX4_PORT_TYPE_IB)
110 ib_num_ports++;
111 dmfs &= (!ib_num_ports ||
112 (dev->caps.flags2 & MLX4_DEV_CAP_FLAG2_DMFS_IPOIB)) &&
113 (!eth_num_ports ||
114 (dev->caps.flags2 & MLX4_DEV_CAP_FLAG2_FS_EN));
115 if (ib_num_ports && mlx4_is_mfunc(dev)) {
116 pr_warn("Device managed flow steering is unavailable for IB port in multifunction env.\n");
117 dmfs = 0;
f77c0162 118 }
f77c0162 119 }
0a9b7d59 120 return dmfs;
f77c0162
HHZ		 121}
122
3dec4878
JM		 123static int num_ib_ports(struct mlx4_dev *dev)
124{
125 int ib_ports = 0;
126 int i;
127
128 mlx4_foreach_port(i, dev, MLX4_PORT_TYPE_IB)
129 ib_ports++;
130
131 return ib_ports;
132}
133
225c7b1f
RD		 134static int mlx4_ib_query_device(struct ib_device *ibdev,
135 struct ib_device_attr *props)
136{
137 struct mlx4_ib_dev *dev = to_mdev(ibdev);
138 struct ib_smp *in_mad = NULL;
139 struct ib_smp *out_mad = NULL;
140 int err = -ENOMEM;
3dec4878 141 int have_ib_ports;
225c7b1f
RD		 142
143 in_mad = kzalloc(sizeof *in_mad, GFP_KERNEL);
144 out_mad = kmalloc(sizeof *out_mad, GFP_KERNEL);
145 if (!in_mad || !out_mad)
146 goto out;
147
148 init_query_mad(in_mad);
149 in_mad->attr_id = IB_SMP_ATTR_NODE_INFO;
150
0a9a0188
JM		 151 err = mlx4_MAD_IFC(to_mdev(ibdev), MLX4_MAD_IFC_IGNORE_KEYS,
152 1, NULL, NULL, in_mad, out_mad);
225c7b1f
RD		 153 if (err)
154 goto out;
155
156 memset(props, 0, sizeof *props);
157
3dec4878
JM		 158 have_ib_ports = num_ib_ports(dev->dev);
159
225c7b1f
RD		 160 props->fw_ver = dev->dev->caps.fw_ver;
161 props->device_cap_flags = IB_DEVICE_CHANGE_PHY_PORT |
162 IB_DEVICE_PORT_ACTIVE_EVENT |
163 IB_DEVICE_SYS_IMAGE_GUID |
521e575b
RL		 164 IB_DEVICE_RC_RNR_NAK_GEN |
165 IB_DEVICE_BLOCK_MULTICAST_LOOPBACK;
225c7b1f
RD		 166 if (dev->dev->caps.flags & MLX4_DEV_CAP_FLAG_BAD_PKEY_CNTR)
167 props->device_cap_flags |= IB_DEVICE_BAD_PKEY_CNTR;
168 if (dev->dev->caps.flags & MLX4_DEV_CAP_FLAG_BAD_QKEY_CNTR)
169 props->device_cap_flags |= IB_DEVICE_BAD_QKEY_CNTR;
3dec4878 170 if (dev->dev->caps.flags & MLX4_DEV_CAP_FLAG_APM && have_ib_ports)
225c7b1f
RD		 171 props->device_cap_flags |= IB_DEVICE_AUTO_PATH_MIG;
172 if (dev->dev->caps.flags & MLX4_DEV_CAP_FLAG_UD_AV_PORT)
173 props->device_cap_flags |= IB_DEVICE_UD_AV_PORT_ENFORCE;
8ff095ec
EC		 174 if (dev->dev->caps.flags & MLX4_DEV_CAP_FLAG_IPOIB_CSUM)
175 props->device_cap_flags |= IB_DEVICE_UD_IP_CSUM;
50e2ec91
MS		 176 if (dev->dev->caps.max_gso_sz &&
177 (dev->dev->rev_id != MLX4_IB_CARD_REV_A0) &&
178 (dev->dev->caps.flags & MLX4_DEV_CAP_FLAG_BLH))
b832be1e 179 props->device_cap_flags |= IB_DEVICE_UD_TSO;
95d04f07
RD		 180 if (dev->dev->caps.bmme_flags & MLX4_BMME_FLAG_RESERVED_LKEY)
181 props->device_cap_flags |= IB_DEVICE_LOCAL_DMA_LKEY;
182 if ((dev->dev->caps.bmme_flags & MLX4_BMME_FLAG_LOCAL_INV) &&
183 (dev->dev->caps.bmme_flags & MLX4_BMME_FLAG_REMOTE_INV) &&
184 (dev->dev->caps.bmme_flags & MLX4_BMME_FLAG_FAST_REG_WR))
185 props->device_cap_flags |= IB_DEVICE_MEM_MGT_EXTENSIONS;
0a1405da
SH		 186 if (dev->dev->caps.flags & MLX4_DEV_CAP_FLAG_XRC)
187 props->device_cap_flags |= IB_DEVICE_XRC;
b425388d
SM		 188 if (dev->dev->caps.flags & MLX4_DEV_CAP_FLAG_MEM_WINDOW)
189 props->device_cap_flags |= IB_DEVICE_MEM_WINDOW;
190 if (dev->dev->caps.bmme_flags & MLX4_BMME_FLAG_TYPE_2_WIN) {
191 if (dev->dev->caps.bmme_flags & MLX4_BMME_FLAG_WIN_TYPE_2B)
192 props->device_cap_flags |= IB_DEVICE_MEM_WINDOW_TYPE_2B;
193 else
194 props->device_cap_flags |= IB_DEVICE_MEM_WINDOW_TYPE_2A;
0a9b7d59 195 if (dev->steering_support == MLX4_STEERING_MODE_DEVICE_MANAGED)
f77c0162 196 props->device_cap_flags |= IB_DEVICE_MANAGED_FLOW_STEERING;
b425388d 197 }
225c7b1f
RD		 198
199 props->vendor_id = be32_to_cpup((__be32 *) (out_mad->data + 36)) &
200 0xffffff;
872bf2fb 201 props->vendor_part_id = dev->dev->persist->pdev->device;
225c7b1f
RD		 202 props->hw_ver = be32_to_cpup((__be32 *) (out_mad->data + 32));
203 memcpy(&props->sys_image_guid, out_mad->data + 4, 8);
204
205 props->max_mr_size = ~0ull;
206 props->page_size_cap = dev->dev->caps.page_size_cap;
5a0d0a61 207 props->max_qp = dev->dev->quotas.qp;
fc2d0044 208 props->max_qp_wr = dev->dev->caps.max_wqes - MLX4_IB_SQ_MAX_SPARE;
225c7b1f
RD		 209 props->max_sge = min(dev->dev->caps.max_sq_sg,
210 dev->dev->caps.max_rq_sg);
5a0d0a61 211 props->max_cq = dev->dev->quotas.cq;
225c7b1f 212 props->max_cqe = dev->dev->caps.max_cqes;
5a0d0a61 213 props->max_mr = dev->dev->quotas.mpt;
225c7b1f
RD		 214 props->max_pd = dev->dev->caps.num_pds - dev->dev->caps.reserved_pds;
215 props->max_qp_rd_atom = dev->dev->caps.max_qp_dest_rdma;
216 props->max_qp_init_rd_atom = dev->dev->caps.max_qp_init_rdma;
217 props->max_res_rd_atom = props->max_qp_rd_atom * props->max_qp;
5a0d0a61 218 props->max_srq = dev->dev->quotas.srq;
c8681f14 219 props->max_srq_wr = dev->dev->caps.max_srq_wqes - 1;
225c7b1f 220 props->max_srq_sge = dev->dev->caps.max_srq_sge;
5a0fd094 221 props->max_fast_reg_page_list_len = MLX4_MAX_FAST_REG_PAGES;
225c7b1f
RD		 222 props->local_ca_ack_delay = dev->dev->caps.local_ca_ack_delay;
223 props->atomic_cap = dev->dev->caps.flags & MLX4_DEV_CAP_FLAG_ATOMIC ?
224 IB_ATOMIC_HCA : IB_ATOMIC_NONE;
47e956b2 225 props->masked_atomic_cap = props->atomic_cap;
5ae2a7a8 226 props->max_pkeys = dev->dev->caps.pkey_table_len[1];
225c7b1f
RD		 227 props->max_mcast_grp = dev->dev->caps.num_mgms + dev->dev->caps.num_amgms;
228 props->max_mcast_qp_attach = dev->dev->caps.num_qp_per_mgm;
229 props->max_total_mcast_qp_attach = props->max_mcast_qp_attach *
230 props->max_mcast_grp;
a5bbe892 231 props->max_map_per_fmr = dev->dev->caps.max_fmr_maps;
225c7b1f
RD		 232
233out:
234 kfree(in_mad);
235 kfree(out_mad);
236
237 return err;
238}
239
fa417f7b
EC		 240static enum rdma_link_layer
241mlx4_ib_port_link_layer(struct ib_device *device, u8 port_num)
225c7b1f 242{
fa417f7b 243 struct mlx4_dev *dev = to_mdev(device)->dev;
225c7b1f 244
65dab25d 245 return dev->caps.port_mask[port_num] == MLX4_PORT_TYPE_IB ?
fa417f7b
EC		 246 IB_LINK_LAYER_INFINIBAND : IB_LINK_LAYER_ETHERNET;
247}
225c7b1f 248
fa417f7b 249static int ib_link_query_port(struct ib_device *ibdev, u8 port,
0a9a0188 250 struct ib_port_attr *props, int netw_view)
fa417f7b 251{
a9c766bb
OG		 252 struct ib_smp *in_mad = NULL;
253 struct ib_smp *out_mad = NULL;
a5e12dff 254 int ext_active_speed;
0a9a0188 255 int mad_ifc_flags = MLX4_MAD_IFC_IGNORE_KEYS;
a9c766bb
OG		 256 int err = -ENOMEM;
257
258 in_mad = kzalloc(sizeof *in_mad, GFP_KERNEL);
259 out_mad = kmalloc(sizeof *out_mad, GFP_KERNEL);
260 if (!in_mad || !out_mad)
261 goto out;
262
263 init_query_mad(in_mad);
264 in_mad->attr_id = IB_SMP_ATTR_PORT_INFO;
265 in_mad->attr_mod = cpu_to_be32(port);
266
0a9a0188
JM		 267 if (mlx4_is_mfunc(to_mdev(ibdev)->dev) && netw_view)
268 mad_ifc_flags |= MLX4_MAD_IFC_NET_VIEW;
269
270 err = mlx4_MAD_IFC(to_mdev(ibdev), mad_ifc_flags, port, NULL, NULL,
a9c766bb
OG		 271 in_mad, out_mad);
272 if (err)
273 goto out;
274
a5e12dff 275
225c7b1f
RD		 276 props->lid = be16_to_cpup((__be16 *) (out_mad->data + 16));
277 props->lmc = out_mad->data[34] & 0x7;
278 props->sm_lid = be16_to_cpup((__be16 *) (out_mad->data + 18));
279 props->sm_sl = out_mad->data[36] & 0xf;
280 props->state = out_mad->data[32] & 0xf;
281 props->phys_state = out_mad->data[33] >> 4;
282 props->port_cap_flags = be32_to_cpup((__be32 *) (out_mad->data + 20));
0a9a0188
JM		 283 if (netw_view)
284 props->gid_tbl_len = out_mad->data[50];
285 else
286 props->gid_tbl_len = to_mdev(ibdev)->dev->caps.gid_table_len[port];
149983af 287 props->max_msg_sz = to_mdev(ibdev)->dev->caps.max_msg_sz;
5ae2a7a8 288 props->pkey_tbl_len = to_mdev(ibdev)->dev->caps.pkey_table_len[port];
225c7b1f
RD		 289 props->bad_pkey_cntr = be16_to_cpup((__be16 *) (out_mad->data + 46));
290 props->qkey_viol_cntr = be16_to_cpup((__be16 *) (out_mad->data + 48));
291 props->active_width = out_mad->data[31] & 0xf;
292 props->active_speed = out_mad->data[35] >> 4;
293 props->max_mtu = out_mad->data[41] & 0xf;
294 props->active_mtu = out_mad->data[36] >> 4;
295 props->subnet_timeout = out_mad->data[51] & 0x1f;
296 props->max_vl_num = out_mad->data[37] >> 4;
297 props->init_type_reply = out_mad->data[41] >> 4;
298
a5e12dff
MA		 299 /* Check if extended speeds (EDR/FDR/...) are supported */
300 if (props->port_cap_flags & IB_PORT_EXTENDED_SPEEDS_SUP) {
301 ext_active_speed = out_mad->data[62] >> 4;
302
303 switch (ext_active_speed) {
304 case 1:
2e96691c 305 props->active_speed = IB_SPEED_FDR;
a5e12dff
MA		 306 break;
307 case 2:
2e96691c 308 props->active_speed = IB_SPEED_EDR;
a5e12dff
MA		 309 break;
310 }
311 }
312
313 /* If reported active speed is QDR, check if is FDR-10 */
2e96691c 314 if (props->active_speed == IB_SPEED_QDR) {
8154c07f
OG		 315 init_query_mad(in_mad);
316 in_mad->attr_id = MLX4_ATTR_EXTENDED_PORT_INFO;
317 in_mad->attr_mod = cpu_to_be32(port);
318
0a9a0188 319 err = mlx4_MAD_IFC(to_mdev(ibdev), mad_ifc_flags, port,
8154c07f
OG		 320 NULL, NULL, in_mad, out_mad);
321 if (err)
bf6b47de 322 goto out;
8154c07f
OG		 323
324 /* Checking LinkSpeedActive for FDR-10 */
325 if (out_mad->data[15] & 0x1)
326 props->active_speed = IB_SPEED_FDR10;
a5e12dff 327 }
d2ef4068
OG		 328
329 /* Avoid wrong speed value returned by FW if the IB link is down. */
330 if (props->state == IB_PORT_DOWN)
331 props->active_speed = IB_SPEED_SDR;
332
a9c766bb
OG		 333out:
334 kfree(in_mad);
335 kfree(out_mad);
336 return err;
fa417f7b
EC		 337}
338
339static u8 state_to_phys_state(enum ib_port_state state)
340{
341 return state == IB_PORT_ACTIVE ? 5 : 3;
342}
343
344static int eth_link_query_port(struct ib_device *ibdev, u8 port,
0a9a0188 345 struct ib_port_attr *props, int netw_view)
fa417f7b 346{
a9c766bb
OG		 347
348 struct mlx4_ib_dev *mdev = to_mdev(ibdev);
349 struct mlx4_ib_iboe *iboe = &mdev->iboe;
fa417f7b
EC		 350 struct net_device *ndev;
351 enum ib_mtu tmp;
a9c766bb
OG		 352 struct mlx4_cmd_mailbox *mailbox;
353 int err = 0;
a5750090 354 int is_bonded = mlx4_is_bonded(mdev->dev);
a9c766bb
OG		 355
356 mailbox = mlx4_alloc_cmd_mailbox(mdev->dev);
357 if (IS_ERR(mailbox))
358 return PTR_ERR(mailbox);
fa417f7b 359
a9c766bb
OG		 360 err = mlx4_cmd_box(mdev->dev, 0, mailbox->dma, port, 0,
361 MLX4_CMD_QUERY_PORT, MLX4_CMD_TIME_CLASS_B,
362 MLX4_CMD_WRAPPED);
363 if (err)
364 goto out;
365
366 props->active_width = (((u8 *)mailbox->buf)[5] == 0x40) ?
367 IB_WIDTH_4X : IB_WIDTH_1X;
2e96691c 368 props->active_speed = IB_SPEED_QDR;
b4a26a27 369 props->port_cap_flags = IB_PORT_CM_SUP | IB_PORT_IP_BASED_GIDS;
a9c766bb
OG		 370 props->gid_tbl_len = mdev->dev->caps.gid_table_len[port];
371 props->max_msg_sz = mdev->dev->caps.max_msg_sz;
fa417f7b 372 props->pkey_tbl_len = 1;
bcacb897 373 props->max_mtu = IB_MTU_4096;
a9c766bb 374 props->max_vl_num = 2;
fa417f7b
EC		 375 props->state = IB_PORT_DOWN;
376 props->phys_state = state_to_phys_state(props->state);
377 props->active_mtu = IB_MTU_256;
a5750090
MS		 378 if (is_bonded)
379 rtnl_lock(); /* required to get upper dev */
dba3ad2a 380 spin_lock_bh(&iboe->lock);
fa417f7b 381 ndev = iboe->netdevs[port - 1];
a5750090
MS		 382 if (ndev && is_bonded)
383 ndev = netdev_master_upper_dev_get(ndev);
fa417f7b 384 if (!ndev)
a9c766bb 385 goto out_unlock;
fa417f7b
EC		 386
387 tmp = iboe_get_mtu(ndev->mtu);
388 props->active_mtu = tmp ? min(props->max_mtu, tmp) : IB_MTU_256;
389
21d60609 390 props->state = (netif_running(ndev) && netif_carrier_ok(ndev)) ?
fa417f7b
EC		 391 IB_PORT_ACTIVE : IB_PORT_DOWN;
392 props->phys_state = state_to_phys_state(props->state);
a9c766bb 393out_unlock:
dba3ad2a 394 spin_unlock_bh(&iboe->lock);
a5750090
MS		 395 if (is_bonded)
396 rtnl_unlock();
a9c766bb
OG		 397out:
398 mlx4_free_cmd_mailbox(mdev->dev, mailbox);
399 return err;
fa417f7b
EC		 400}
401
0a9a0188
JM		 402int __mlx4_ib_query_port(struct ib_device *ibdev, u8 port,
403 struct ib_port_attr *props, int netw_view)
fa417f7b 404{
a9c766bb 405 int err;
fa417f7b
EC		 406
407 memset(props, 0, sizeof *props);
408
fa417f7b 409 err = mlx4_ib_port_link_layer(ibdev, port) == IB_LINK_LAYER_INFINIBAND ?
0a9a0188
JM		 410 ib_link_query_port(ibdev, port, props, netw_view) :
411 eth_link_query_port(ibdev, port, props, netw_view);
225c7b1f
RD		 412
413 return err;
414}
415
0a9a0188
JM		 416static int mlx4_ib_query_port(struct ib_device *ibdev, u8 port,
417 struct ib_port_attr *props)
418{
419 /* returns host view */
420 return __mlx4_ib_query_port(ibdev, port, props, 0);
421}
422
a0c64a17
JM		 423int __mlx4_ib_query_gid(struct ib_device *ibdev, u8 port, int index,
424 union ib_gid *gid, int netw_view)
225c7b1f
RD		 425{
426 struct ib_smp *in_mad = NULL;
427 struct ib_smp *out_mad = NULL;
428 int err = -ENOMEM;
a0c64a17
JM		 429 struct mlx4_ib_dev *dev = to_mdev(ibdev);
430 int clear = 0;
431 int mad_ifc_flags = MLX4_MAD_IFC_IGNORE_KEYS;
225c7b1f
RD		 432
433 in_mad = kzalloc(sizeof *in_mad, GFP_KERNEL);
434 out_mad = kmalloc(sizeof *out_mad, GFP_KERNEL);
435 if (!in_mad || !out_mad)
436 goto out;
437
438 init_query_mad(in_mad);
439 in_mad->attr_id = IB_SMP_ATTR_PORT_INFO;
440 in_mad->attr_mod = cpu_to_be32(port);
441
a0c64a17
JM		 442 if (mlx4_is_mfunc(dev->dev) && netw_view)
443 mad_ifc_flags |= MLX4_MAD_IFC_NET_VIEW;
444
445 err = mlx4_MAD_IFC(dev, mad_ifc_flags, port, NULL, NULL, in_mad, out_mad);
225c7b1f
RD		 446 if (err)
447 goto out;
448
449 memcpy(gid->raw, out_mad->data + 8, 8);
450
a0c64a17
JM		 451 if (mlx4_is_mfunc(dev->dev) && !netw_view) {
452 if (index) {
453 /* For any index > 0, return the null guid */
454 err = 0;
455 clear = 1;
456 goto out;
457 }
458 }
459
225c7b1f
RD		 460 init_query_mad(in_mad);
461 in_mad->attr_id = IB_SMP_ATTR_GUID_INFO;
462 in_mad->attr_mod = cpu_to_be32(index / 8);
463
a0c64a17 464 err = mlx4_MAD_IFC(dev, mad_ifc_flags, port,
0a9a0188 465 NULL, NULL, in_mad, out_mad);
225c7b1f
RD		 466 if (err)
467 goto out;
468
469 memcpy(gid->raw + 8, out_mad->data + (index % 8) * 8, 8);
470
471out:
a0c64a17
JM		 472 if (clear)
473 memset(gid->raw + 8, 0, 8);
225c7b1f
RD		 474 kfree(in_mad);
475 kfree(out_mad);
476 return err;
477}
478
fa417f7b
EC		 479static int iboe_query_gid(struct ib_device *ibdev, u8 port, int index,
480 union ib_gid *gid)
481{
482 struct mlx4_ib_dev *dev = to_mdev(ibdev);
483
484 *gid = dev->iboe.gid_table[port - 1][index];
485
486 return 0;
487}
488
489static int mlx4_ib_query_gid(struct ib_device *ibdev, u8 port, int index,
490 union ib_gid *gid)
491{
492 if (rdma_port_get_link_layer(ibdev, port) == IB_LINK_LAYER_INFINIBAND)
a0c64a17 493 return __mlx4_ib_query_gid(ibdev, port, index, gid, 0);
fa417f7b
EC		 494 else
495 return iboe_query_gid(ibdev, port, index, gid);
496}
497
0a9a0188
JM		 498int __mlx4_ib_query_pkey(struct ib_device *ibdev, u8 port, u16 index,
499 u16 *pkey, int netw_view)
225c7b1f
RD		 500{
501 struct ib_smp *in_mad = NULL;
502 struct ib_smp *out_mad = NULL;
0a9a0188 503 int mad_ifc_flags = MLX4_MAD_IFC_IGNORE_KEYS;
225c7b1f
RD		 504 int err = -ENOMEM;
505
506 in_mad = kzalloc(sizeof *in_mad, GFP_KERNEL);
507 out_mad = kmalloc(sizeof *out_mad, GFP_KERNEL);
508 if (!in_mad || !out_mad)
509 goto out;
510
511 init_query_mad(in_mad);
512 in_mad->attr_id = IB_SMP_ATTR_PKEY_TABLE;
513 in_mad->attr_mod = cpu_to_be32(index / 32);
514
0a9a0188
JM		 515 if (mlx4_is_mfunc(to_mdev(ibdev)->dev) && netw_view)
516 mad_ifc_flags |= MLX4_MAD_IFC_NET_VIEW;
517
518 err = mlx4_MAD_IFC(to_mdev(ibdev), mad_ifc_flags, port, NULL, NULL,
519 in_mad, out_mad);
225c7b1f
RD		 520 if (err)
521 goto out;
522
523 *pkey = be16_to_cpu(((__be16 *) out_mad->data)[index % 32]);
524
525out:
526 kfree(in_mad);
527 kfree(out_mad);
528 return err;
529}
530
0a9a0188
JM		 531static int mlx4_ib_query_pkey(struct ib_device *ibdev, u8 port, u16 index, u16 *pkey)
532{
533 return __mlx4_ib_query_pkey(ibdev, port, index, pkey, 0);
534}
535
225c7b1f
RD		 536static int mlx4_ib_modify_device(struct ib_device *ibdev, int mask,
537 struct ib_device_modify *props)
538{
d0d68b86 539 struct mlx4_cmd_mailbox *mailbox;
df7fba66 540 unsigned long flags;
d0d68b86 541
225c7b1f
RD		 542 if (mask & ~IB_DEVICE_MODIFY_NODE_DESC)
543 return -EOPNOTSUPP;
544
d0d68b86
JM		 545 if (!(mask & IB_DEVICE_MODIFY_NODE_DESC))
546 return 0;
547
992e8e6e
JM		 548 if (mlx4_is_slave(to_mdev(ibdev)->dev))
549 return -EOPNOTSUPP;
550
df7fba66 551 spin_lock_irqsave(&to_mdev(ibdev)->sm_lock, flags);
d0d68b86 552 memcpy(ibdev->node_desc, props->node_desc, 64);
df7fba66 553 spin_unlock_irqrestore(&to_mdev(ibdev)->sm_lock, flags);
d0d68b86
JM		 554
555 /*
556 * If possible, pass node desc to FW, so it can generate
557 * a 144 trap. If cmd fails, just ignore.
558 */
559 mailbox = mlx4_alloc_cmd_mailbox(to_mdev(ibdev)->dev);
560 if (IS_ERR(mailbox))
561 return 0;
562
d0d68b86
JM		 563 memcpy(mailbox->buf, props->node_desc, 64);
564 mlx4_cmd(to_mdev(ibdev)->dev, mailbox->dma, 1, 0,
992e8e6e 565 MLX4_CMD_SET_NODE, MLX4_CMD_TIME_CLASS_A, MLX4_CMD_NATIVE);
d0d68b86
JM		 566
567 mlx4_free_cmd_mailbox(to_mdev(ibdev)->dev, mailbox);
225c7b1f
RD		 568
569 return 0;
570}
571
61565013
JM		 572static int mlx4_ib_SET_PORT(struct mlx4_ib_dev *dev, u8 port, int reset_qkey_viols,
573 u32 cap_mask)
225c7b1f
RD		 574{
575 struct mlx4_cmd_mailbox *mailbox;
576 int err;
577
578 mailbox = mlx4_alloc_cmd_mailbox(dev->dev);
579 if (IS_ERR(mailbox))
580 return PTR_ERR(mailbox);
581
5ae2a7a8
RD		 582 if (dev->dev->flags & MLX4_FLAG_OLD_PORT_CMDS) {
583 *(u8 *) mailbox->buf = !!reset_qkey_viols << 6;
584 ((__be32 *) mailbox->buf)[2] = cpu_to_be32(cap_mask);
585 } else {
586 ((u8 *) mailbox->buf)[3] = !!reset_qkey_viols;
587 ((__be32 *) mailbox->buf)[1] = cpu_to_be32(cap_mask);
588 }
225c7b1f 589
61565013
JM		 590 err = mlx4_cmd(dev->dev, mailbox->dma, port, 0, MLX4_CMD_SET_PORT,
591 MLX4_CMD_TIME_CLASS_B, MLX4_CMD_WRAPPED);
225c7b1f
RD		 592
593 mlx4_free_cmd_mailbox(dev->dev, mailbox);
594 return err;
595}
596
597static int mlx4_ib_modify_port(struct ib_device *ibdev, u8 port, int mask,
598 struct ib_port_modify *props)
599{
61565013
JM		 600 struct mlx4_ib_dev *mdev = to_mdev(ibdev);
601 u8 is_eth = mdev->dev->caps.port_type[port] == MLX4_PORT_TYPE_ETH;
225c7b1f
RD		 602 struct ib_port_attr attr;
603 u32 cap_mask;
604 int err;
605
61565013
JM		 606 /* return OK if this is RoCE. CM calls ib_modify_port() regardless
607 * of whether port link layer is ETH or IB. For ETH ports, qkey
608 * violations and port capabilities are not meaningful.
609 */
610 if (is_eth)
611 return 0;
612
613 mutex_lock(&mdev->cap_mask_mutex);
225c7b1f
RD		 614
615 err = mlx4_ib_query_port(ibdev, port, &attr);
616 if (err)
617 goto out;
618
619 cap_mask = (attr.port_cap_flags | props->set_port_cap_mask) &
620 ~props->clr_port_cap_mask;
621
61565013
JM		 622 err = mlx4_ib_SET_PORT(mdev, port,
623 !!(mask & IB_PORT_RESET_QKEY_CNTR),
624 cap_mask);
225c7b1f
RD		 625
626out:
627 mutex_unlock(&to_mdev(ibdev)->cap_mask_mutex);
628 return err;
629}
630
631static struct ib_ucontext *mlx4_ib_alloc_ucontext(struct ib_device *ibdev,
632 struct ib_udata *udata)
633{
634 struct mlx4_ib_dev *dev = to_mdev(ibdev);
635 struct mlx4_ib_ucontext *context;
08ff3235 636 struct mlx4_ib_alloc_ucontext_resp_v3 resp_v3;
225c7b1f
RD		 637 struct mlx4_ib_alloc_ucontext_resp resp;
638 int err;
639
3b4a8cd5
JM		 640 if (!dev->ib_active)
641 return ERR_PTR(-EAGAIN);
642
08ff3235
OG		 643 if (ibdev->uverbs_abi_ver == MLX4_IB_UVERBS_NO_DEV_CAPS_ABI_VERSION) {
644 resp_v3.qp_tab_size = dev->dev->caps.num_qps;
645 resp_v3.bf_reg_size = dev->dev->caps.bf_reg_size;
646 resp_v3.bf_regs_per_page = dev->dev->caps.bf_regs_per_page;
647 } else {
648 resp.dev_caps = dev->dev->caps.userspace_caps;
649 resp.qp_tab_size = dev->dev->caps.num_qps;
650 resp.bf_reg_size = dev->dev->caps.bf_reg_size;
651 resp.bf_regs_per_page = dev->dev->caps.bf_regs_per_page;
652 resp.cqe_size = dev->dev->caps.cqe_size;
653 }
225c7b1f
RD		 654
655 context = kmalloc(sizeof *context, GFP_KERNEL);
656 if (!context)
657 return ERR_PTR(-ENOMEM);
658
659 err = mlx4_uar_alloc(to_mdev(ibdev)->dev, &context->uar);
660 if (err) {
661 kfree(context);
662 return ERR_PTR(err);
663 }
664
665 INIT_LIST_HEAD(&context->db_page_list);
666 mutex_init(&context->db_page_mutex);
667
08ff3235
OG		 668 if (ibdev->uverbs_abi_ver == MLX4_IB_UVERBS_NO_DEV_CAPS_ABI_VERSION)
669 err = ib_copy_to_udata(udata, &resp_v3, sizeof(resp_v3));
670 else
671 err = ib_copy_to_udata(udata, &resp, sizeof(resp));
672
225c7b1f
RD		 673 if (err) {
674 mlx4_uar_free(to_mdev(ibdev)->dev, &context->uar);
675 kfree(context);
676 return ERR_PTR(-EFAULT);
677 }
678
679 return &context->ibucontext;
680}
681
682static int mlx4_ib_dealloc_ucontext(struct ib_ucontext *ibcontext)
683{
684 struct mlx4_ib_ucontext *context = to_mucontext(ibcontext);
685
686 mlx4_uar_free(to_mdev(ibcontext->device)->dev, &context->uar);
687 kfree(context);
688
689 return 0;
690}
691
692static int mlx4_ib_mmap(struct ib_ucontext *context, struct vm_area_struct *vma)
693{
694 struct mlx4_ib_dev *dev = to_mdev(context->device);
695
696 if (vma->vm_end - vma->vm_start != PAGE_SIZE)
697 return -EINVAL;
698
699 if (vma->vm_pgoff == 0) {
700 vma->vm_page_prot = pgprot_noncached(vma->vm_page_prot);
701
702 if (io_remap_pfn_range(vma, vma->vm_start,
703 to_mucontext(context)->uar.pfn,
704 PAGE_SIZE, vma->vm_page_prot))
705 return -EAGAIN;
706 } else if (vma->vm_pgoff == 1 && dev->dev->caps.bf_reg_size != 0) {
e1d60ec6 707 vma->vm_page_prot = pgprot_writecombine(vma->vm_page_prot);
225c7b1f
RD		 708
709 if (io_remap_pfn_range(vma, vma->vm_start,
710 to_mucontext(context)->uar.pfn +
711 dev->dev->caps.num_uars,
712 PAGE_SIZE, vma->vm_page_prot))
713 return -EAGAIN;
714 } else
715 return -EINVAL;
716
717 return 0;
718}
719
720static struct ib_pd *mlx4_ib_alloc_pd(struct ib_device *ibdev,
721 struct ib_ucontext *context,
722 struct ib_udata *udata)
723{
724 struct mlx4_ib_pd *pd;
725 int err;
726
727 pd = kmalloc(sizeof *pd, GFP_KERNEL);
728 if (!pd)
729 return ERR_PTR(-ENOMEM);
730
731 err = mlx4_pd_alloc(to_mdev(ibdev)->dev, &pd->pdn);
732 if (err) {
733 kfree(pd);
734 return ERR_PTR(err);
735 }
736
737 if (context)
738 if (ib_copy_to_udata(udata, &pd->pdn, sizeof (__u32))) {
739 mlx4_pd_free(to_mdev(ibdev)->dev, pd->pdn);
740 kfree(pd);
741 return ERR_PTR(-EFAULT);
742 }
743
744 return &pd->ibpd;
745}
746
747static int mlx4_ib_dealloc_pd(struct ib_pd *pd)
748{
749 mlx4_pd_free(to_mdev(pd->device)->dev, to_mpd(pd)->pdn);
750 kfree(pd);
751
752 return 0;
753}
754
012a8ff5
SH		 755static struct ib_xrcd *mlx4_ib_alloc_xrcd(struct ib_device *ibdev,
756 struct ib_ucontext *context,
757 struct ib_udata *udata)
758{
759 struct mlx4_ib_xrcd *xrcd;
760 int err;
761
762 if (!(to_mdev(ibdev)->dev->caps.flags & MLX4_DEV_CAP_FLAG_XRC))
763 return ERR_PTR(-ENOSYS);
764
765 xrcd = kmalloc(sizeof *xrcd, GFP_KERNEL);
766 if (!xrcd)
767 return ERR_PTR(-ENOMEM);
768
769 err = mlx4_xrcd_alloc(to_mdev(ibdev)->dev, &xrcd->xrcdn);
770 if (err)
771 goto err1;
772
773 xrcd->pd = ib_alloc_pd(ibdev);
774 if (IS_ERR(xrcd->pd)) {
775 err = PTR_ERR(xrcd->pd);
776 goto err2;
777 }
778
779 xrcd->cq = ib_create_cq(ibdev, NULL, NULL, xrcd, 1, 0);
780 if (IS_ERR(xrcd->cq)) {
781 err = PTR_ERR(xrcd->cq);
782 goto err3;
783 }
784
785 return &xrcd->ibxrcd;
786
787err3:
788 ib_dealloc_pd(xrcd->pd);
789err2:
790 mlx4_xrcd_free(to_mdev(ibdev)->dev, xrcd->xrcdn);
791err1:
792 kfree(xrcd);
793 return ERR_PTR(err);
794}
795
796static int mlx4_ib_dealloc_xrcd(struct ib_xrcd *xrcd)
797{
798 ib_destroy_cq(to_mxrcd(xrcd)->cq);
799 ib_dealloc_pd(to_mxrcd(xrcd)->pd);
800 mlx4_xrcd_free(to_mdev(xrcd->device)->dev, to_mxrcd(xrcd)->xrcdn);
801 kfree(xrcd);
802
803 return 0;
804}
805
fa417f7b
EC		 806static int add_gid_entry(struct ib_qp *ibqp, union ib_gid *gid)
807{
808 struct mlx4_ib_qp *mqp = to_mqp(ibqp);
809 struct mlx4_ib_dev *mdev = to_mdev(ibqp->device);
810 struct mlx4_ib_gid_entry *ge;
811
812 ge = kzalloc(sizeof *ge, GFP_KERNEL);
813 if (!ge)
814 return -ENOMEM;
815
816 ge->gid = *gid;
817 if (mlx4_ib_add_mc(mdev, mqp, gid)) {
818 ge->port = mqp->port;
819 ge->added = 1;
820 }
821
822 mutex_lock(&mqp->mutex);
823 list_add_tail(&ge->list, &mqp->gid_list);
824 mutex_unlock(&mqp->mutex);
825
826 return 0;
827}
828
829int mlx4_ib_add_mc(struct mlx4_ib_dev *mdev, struct mlx4_ib_qp *mqp,
830 union ib_gid *gid)
831{
fa417f7b
EC		 832 struct net_device *ndev;
833 int ret = 0;
834
835 if (!mqp->port)
836 return 0;
837
dba3ad2a 838 spin_lock_bh(&mdev->iboe.lock);
fa417f7b
EC		 839 ndev = mdev->iboe.netdevs[mqp->port - 1];
840 if (ndev)
841 dev_hold(ndev);
dba3ad2a 842 spin_unlock_bh(&mdev->iboe.lock);
fa417f7b
EC		 843
844 if (ndev) {
fa417f7b 845 ret = 1;
fa417f7b
EC		 846 dev_put(ndev);
847 }
848
849 return ret;
850}
851
0ff1fb65
HHZ		 852struct mlx4_ib_steering {
853 struct list_head list;
854 u64 reg_id;
855 union ib_gid gid;
856};
857
f77c0162 858static int parse_flow_attr(struct mlx4_dev *dev,
a37a1a42 859 u32 qp_num,
f77c0162
HHZ		 860 union ib_flow_spec *ib_spec,
861 struct _rule_hw *mlx4_spec)
862{
863 enum mlx4_net_trans_rule_id type;
864
865 switch (ib_spec->type) {
866 case IB_FLOW_SPEC_ETH:
867 type = MLX4_NET_TRANS_RULE_ID_ETH;
868 memcpy(mlx4_spec->eth.dst_mac, ib_spec->eth.val.dst_mac,
869 ETH_ALEN);
870 memcpy(mlx4_spec->eth.dst_mac_msk, ib_spec->eth.mask.dst_mac,
871 ETH_ALEN);
872 mlx4_spec->eth.vlan_tag = ib_spec->eth.val.vlan_tag;
873 mlx4_spec->eth.vlan_tag_msk = ib_spec->eth.mask.vlan_tag;
874 break;
a37a1a42
MB		 875 case IB_FLOW_SPEC_IB:
876 type = MLX4_NET_TRANS_RULE_ID_IB;
877 mlx4_spec->ib.l3_qpn =
878 cpu_to_be32(qp_num);
879 mlx4_spec->ib.qpn_mask =
880 cpu_to_be32(MLX4_IB_FLOW_QPN_MASK);
881 break;
882
f77c0162
HHZ		 883
884 case IB_FLOW_SPEC_IPV4:
885 type = MLX4_NET_TRANS_RULE_ID_IPV4;
886 mlx4_spec->ipv4.src_ip = ib_spec->ipv4.val.src_ip;
887 mlx4_spec->ipv4.src_ip_msk = ib_spec->ipv4.mask.src_ip;
888 mlx4_spec->ipv4.dst_ip = ib_spec->ipv4.val.dst_ip;
889 mlx4_spec->ipv4.dst_ip_msk = ib_spec->ipv4.mask.dst_ip;
890 break;
891
892 case IB_FLOW_SPEC_TCP:
893 case IB_FLOW_SPEC_UDP:
894 type = ib_spec->type == IB_FLOW_SPEC_TCP ?
895 MLX4_NET_TRANS_RULE_ID_TCP :
896 MLX4_NET_TRANS_RULE_ID_UDP;
897 mlx4_spec->tcp_udp.dst_port = ib_spec->tcp_udp.val.dst_port;
898 mlx4_spec->tcp_udp.dst_port_msk = ib_spec->tcp_udp.mask.dst_port;
899 mlx4_spec->tcp_udp.src_port = ib_spec->tcp_udp.val.src_port;
900 mlx4_spec->tcp_udp.src_port_msk = ib_spec->tcp_udp.mask.src_port;
901 break;
902
903 default:
904 return -EINVAL;
905 }
906 if (mlx4_map_sw_to_hw_steering_id(dev, type) < 0 ||
907 mlx4_hw_rule_sz(dev, type) < 0)
908 return -EINVAL;
909 mlx4_spec->id = cpu_to_be16(mlx4_map_sw_to_hw_steering_id(dev, type));
910 mlx4_spec->size = mlx4_hw_rule_sz(dev, type) >> 2;
911 return mlx4_hw_rule_sz(dev, type);
912}
913
a37a1a42
MB		 914struct default_rules {
915 __u32 mandatory_fields[IB_FLOW_SPEC_SUPPORT_LAYERS];
916 __u32 mandatory_not_fields[IB_FLOW_SPEC_SUPPORT_LAYERS];
917 __u32 rules_create_list[IB_FLOW_SPEC_SUPPORT_LAYERS];
918 __u8 link_layer;
919};
920static const struct default_rules default_table[] = {
921 {
922 .mandatory_fields = {IB_FLOW_SPEC_IPV4},
923 .mandatory_not_fields = {IB_FLOW_SPEC_ETH},
924 .rules_create_list = {IB_FLOW_SPEC_IB},
925 .link_layer = IB_LINK_LAYER_INFINIBAND
926 }
927};
928
929static int __mlx4_ib_default_rules_match(struct ib_qp *qp,
930 struct ib_flow_attr *flow_attr)
931{
932 int i, j, k;
933 void *ib_flow;
934 const struct default_rules *pdefault_rules = default_table;
935 u8 link_layer = rdma_port_get_link_layer(qp->device, flow_attr->port);
936
a57f23f6 937 for (i = 0; i < ARRAY_SIZE(default_table); i++, pdefault_rules++) {
a37a1a42
MB		 938 __u32 field_types[IB_FLOW_SPEC_SUPPORT_LAYERS];
939 memset(&field_types, 0, sizeof(field_types));
940
941 if (link_layer != pdefault_rules->link_layer)
942 continue;
943
944 ib_flow = flow_attr + 1;
945 /* we assume the specs are sorted */
946 for (j = 0, k = 0; k < IB_FLOW_SPEC_SUPPORT_LAYERS &&
947 j < flow_attr->num_of_specs; k++) {
948 union ib_flow_spec *current_flow =
949 (union ib_flow_spec *)ib_flow;
950
951 /* same layer but different type */
952 if (((current_flow->type & IB_FLOW_SPEC_LAYER_MASK) ==
953 (pdefault_rules->mandatory_fields[k] &
954 IB_FLOW_SPEC_LAYER_MASK)) &&
955 (current_flow->type !=
956 pdefault_rules->mandatory_fields[k]))
957 goto out;
958
959 /* same layer, try match next one */
960 if (current_flow->type ==
961 pdefault_rules->mandatory_fields[k]) {
962 j++;
963 ib_flow +=
964 ((union ib_flow_spec *)ib_flow)->size;
965 }
966 }
967
968 ib_flow = flow_attr + 1;
969 for (j = 0; j < flow_attr->num_of_specs;
970 j++, ib_flow += ((union ib_flow_spec *)ib_flow)->size)
971 for (k = 0; k < IB_FLOW_SPEC_SUPPORT_LAYERS; k++)
972 /* same layer and same type */
973 if (((union ib_flow_spec *)ib_flow)->type ==
974 pdefault_rules->mandatory_not_fields[k])
975 goto out;
976
977 return i;
978 }
979out:
980 return -1;
981}
982
983static int __mlx4_ib_create_default_rules(
984 struct mlx4_ib_dev *mdev,
985 struct ib_qp *qp,
986 const struct default_rules *pdefault_rules,
987 struct _rule_hw *mlx4_spec) {
988 int size = 0;
989 int i;
990
a57f23f6 991 for (i = 0; i < ARRAY_SIZE(pdefault_rules->rules_create_list); i++) {
a37a1a42
MB		 992 int ret;
993 union ib_flow_spec ib_spec;
994 switch (pdefault_rules->rules_create_list[i]) {
995 case 0:
996 /* no rule */
997 continue;
998 case IB_FLOW_SPEC_IB:
999 ib_spec.type = IB_FLOW_SPEC_IB;
1000 ib_spec.size = sizeof(struct ib_flow_spec_ib);
1001
1002 break;
1003 default:
1004 /* invalid rule */
1005 return -EINVAL;
1006 }
1007 /* We must put empty rule, qpn is being ignored */
1008 ret = parse_flow_attr(mdev->dev, 0, &ib_spec,
1009 mlx4_spec);
1010 if (ret < 0) {
1011 pr_info("invalid parsing\n");
1012 return -EINVAL;
1013 }
1014
1015 mlx4_spec = (void *)mlx4_spec + ret;
1016 size += ret;
1017 }
1018 return size;
1019}
1020
f77c0162
HHZ		 1021static int __mlx4_ib_create_flow(struct ib_qp *qp, struct ib_flow_attr *flow_attr,
1022 int domain,
1023 enum mlx4_net_trans_promisc_mode flow_type,
1024 u64 *reg_id)
1025{
1026 int ret, i;
1027 int size = 0;
1028 void *ib_flow;
1029 struct mlx4_ib_dev *mdev = to_mdev(qp->device);
1030 struct mlx4_cmd_mailbox *mailbox;
1031 struct mlx4_net_trans_rule_hw_ctrl *ctrl;
a37a1a42 1032 int default_flow;
f77c0162
HHZ		 1033
1034 static const u16 __mlx4_domain[] = {
1035 [IB_FLOW_DOMAIN_USER] = MLX4_DOMAIN_UVERBS,
1036 [IB_FLOW_DOMAIN_ETHTOOL] = MLX4_DOMAIN_ETHTOOL,
1037 [IB_FLOW_DOMAIN_RFS] = MLX4_DOMAIN_RFS,
1038 [IB_FLOW_DOMAIN_NIC] = MLX4_DOMAIN_NIC,
1039 };
1040
1041 if (flow_attr->priority > MLX4_IB_FLOW_MAX_PRIO) {
1042 pr_err("Invalid priority value %d\n", flow_attr->priority);
1043 return -EINVAL;
1044 }
1045
1046 if (domain >= IB_FLOW_DOMAIN_NUM) {
1047 pr_err("Invalid domain value %d\n", domain);
1048 return -EINVAL;
1049 }
1050
1051 if (mlx4_map_sw_to_hw_steering_mode(mdev->dev, flow_type) < 0)
1052 return -EINVAL;
1053
1054 mailbox = mlx4_alloc_cmd_mailbox(mdev->dev);
1055 if (IS_ERR(mailbox))
1056 return PTR_ERR(mailbox);
f77c0162
HHZ		 1057 ctrl = mailbox->buf;
1058
1059 ctrl->prio = cpu_to_be16(__mlx4_domain[domain] |
1060 flow_attr->priority);
1061 ctrl->type = mlx4_map_sw_to_hw_steering_mode(mdev->dev, flow_type);
1062 ctrl->port = flow_attr->port;
1063 ctrl->qpn = cpu_to_be32(qp->qp_num);
1064
1065 ib_flow = flow_attr + 1;
1066 size += sizeof(struct mlx4_net_trans_rule_hw_ctrl);
a37a1a42
MB		 1067 /* Add default flows */
1068 default_flow = __mlx4_ib_default_rules_match(qp, flow_attr);
1069 if (default_flow >= 0) {
1070 ret = __mlx4_ib_create_default_rules(
1071 mdev, qp, default_table + default_flow,
1072 mailbox->buf + size);
1073 if (ret < 0) {
1074 mlx4_free_cmd_mailbox(mdev->dev, mailbox);
1075 return -EINVAL;
1076 }
1077 size += ret;
1078 }
f77c0162 1079 for (i = 0; i < flow_attr->num_of_specs; i++) {
a37a1a42
MB		 1080 ret = parse_flow_attr(mdev->dev, qp->qp_num, ib_flow,
1081 mailbox->buf + size);
f77c0162
HHZ		 1082 if (ret < 0) {
1083 mlx4_free_cmd_mailbox(mdev->dev, mailbox);
1084 return -EINVAL;
1085 }
1086 ib_flow += ((union ib_flow_spec *) ib_flow)->size;
1087 size += ret;
1088 }
1089
1090 ret = mlx4_cmd_imm(mdev->dev, mailbox->dma, reg_id, size >> 2, 0,
1091 MLX4_QP_FLOW_STEERING_ATTACH, MLX4_CMD_TIME_CLASS_A,
1092 MLX4_CMD_NATIVE);
1093 if (ret == -ENOMEM)
1094 pr_err("mcg table is full. Fail to register network rule.\n");
1095 else if (ret == -ENXIO)
1096 pr_err("Device managed flow steering is disabled. Fail to register network rule.\n");
1097 else if (ret)
1098 pr_err("Invalid argumant. Fail to register network rule.\n");
1099
1100 mlx4_free_cmd_mailbox(mdev->dev, mailbox);
1101 return ret;
1102}
1103
1104static int __mlx4_ib_destroy_flow(struct mlx4_dev *dev, u64 reg_id)
1105{
1106 int err;
1107 err = mlx4_cmd(dev, reg_id, 0, 0,
1108 MLX4_QP_FLOW_STEERING_DETACH, MLX4_CMD_TIME_CLASS_A,
1109 MLX4_CMD_NATIVE);
1110 if (err)
1111 pr_err("Fail to detach network rule. registration id = 0x%llx\n",
1112 reg_id);
1113 return err;
1114}
1115
d2fce8a9
OG		 1116static int mlx4_ib_tunnel_steer_add(struct ib_qp *qp, struct ib_flow_attr *flow_attr,
1117 u64 *reg_id)
1118{
1119 void *ib_flow;
1120 union ib_flow_spec *ib_spec;
1121 struct mlx4_dev *dev = to_mdev(qp->device)->dev;
1122 int err = 0;
1123
5eff6dad
OG		 1124 if (dev->caps.tunnel_offload_mode != MLX4_TUNNEL_OFFLOAD_MODE_VXLAN ||
1125 dev->caps.dmfs_high_steer_mode == MLX4_STEERING_DMFS_A0_STATIC)
d2fce8a9
OG		 1126 return 0; /* do nothing */
1127
1128 ib_flow = flow_attr + 1;
1129 ib_spec = (union ib_flow_spec *)ib_flow;
1130
1131 if (ib_spec->type != IB_FLOW_SPEC_ETH || flow_attr->num_of_specs != 1)
1132 return 0; /* do nothing */
1133
1134 err = mlx4_tunnel_steer_add(to_mdev(qp->device)->dev, ib_spec->eth.val.dst_mac,
1135 flow_attr->port, qp->qp_num,
1136 MLX4_DOMAIN_UVERBS | (flow_attr->priority & 0xff),
1137 reg_id);
1138 return err;
1139}
1140
f77c0162
HHZ		 1141static struct ib_flow *mlx4_ib_create_flow(struct ib_qp *qp,
1142 struct ib_flow_attr *flow_attr,
1143 int domain)
1144{
1145 int err = 0, i = 0;
1146 struct mlx4_ib_flow *mflow;
1147 enum mlx4_net_trans_promisc_mode type[2];
1148
1149 memset(type, 0, sizeof(type));
1150
1151 mflow = kzalloc(sizeof(*mflow), GFP_KERNEL);
1152 if (!mflow) {
1153 err = -ENOMEM;
1154 goto err_free;
1155 }
1156
1157 switch (flow_attr->type) {
1158 case IB_FLOW_ATTR_NORMAL:
1159 type[0] = MLX4_FS_REGULAR;
1160 break;
1161
1162 case IB_FLOW_ATTR_ALL_DEFAULT:
1163 type[0] = MLX4_FS_ALL_DEFAULT;
1164 break;
1165
1166 case IB_FLOW_ATTR_MC_DEFAULT:
1167 type[0] = MLX4_FS_MC_DEFAULT;
1168 break;
1169
1170 case IB_FLOW_ATTR_SNIFFER:
1171 type[0] = MLX4_FS_UC_SNIFFER;
1172 type[1] = MLX4_FS_MC_SNIFFER;
1173 break;
1174
1175 default:
1176 err = -EINVAL;
1177 goto err_free;
1178 }
1179
1180 while (i < ARRAY_SIZE(type) && type[i]) {
1181 err = __mlx4_ib_create_flow(qp, flow_attr, domain, type[i],
1182 &mflow->reg_id[i]);
1183 if (err)
571e1b2c 1184 goto err_create_flow;
f77c0162
HHZ		 1185 i++;
1186 }
1187
d2fce8a9
OG		 1188 if (i < ARRAY_SIZE(type) && flow_attr->type == IB_FLOW_ATTR_NORMAL) {
1189 err = mlx4_ib_tunnel_steer_add(qp, flow_attr, &mflow->reg_id[i]);
1190 if (err)
571e1b2c
OG		 1191 goto err_create_flow;
1192 i++;
d2fce8a9
OG		 1193 }
1194
f77c0162
HHZ		 1195 return &mflow->ibflow;
1196
571e1b2c
OG		 1197err_create_flow:
1198 while (i) {
1199 (void)__mlx4_ib_destroy_flow(to_mdev(qp->device)->dev, mflow->reg_id[i]);
1200 i--;
1201 }
f77c0162
HHZ		 1202err_free:
1203 kfree(mflow);
1204 return ERR_PTR(err);
1205}
1206
1207static int mlx4_ib_destroy_flow(struct ib_flow *flow_id)
1208{
1209 int err, ret = 0;
1210 int i = 0;
1211 struct mlx4_ib_dev *mdev = to_mdev(flow_id->qp->device);
1212 struct mlx4_ib_flow *mflow = to_mflow(flow_id);
1213
1214 while (i < ARRAY_SIZE(mflow->reg_id) && mflow->reg_id[i]) {
1215 err = __mlx4_ib_destroy_flow(mdev->dev, mflow->reg_id[i]);
1216 if (err)
1217 ret = err;
1218 i++;
1219 }
1220
1221 kfree(mflow);
1222 return ret;
1223}
1224
225c7b1f
RD		 1225static int mlx4_ib_mcg_attach(struct ib_qp *ibqp, union ib_gid *gid, u16 lid)
1226{
fa417f7b
EC		 1227 int err;
1228 struct mlx4_ib_dev *mdev = to_mdev(ibqp->device);
1229 struct mlx4_ib_qp *mqp = to_mqp(ibqp);
0ff1fb65
HHZ		 1230 u64 reg_id;
1231 struct mlx4_ib_steering *ib_steering = NULL;
d487ee77
MS		 1232 enum mlx4_protocol prot = (gid->raw[1] == 0x0e) ?
1233 MLX4_PROT_IB_IPV4 : MLX4_PROT_IB_IPV6;
0ff1fb65
HHZ		 1234
1235 if (mdev->dev->caps.steering_mode ==
1236 MLX4_STEERING_MODE_DEVICE_MANAGED) {
1237 ib_steering = kmalloc(sizeof(*ib_steering), GFP_KERNEL);
1238 if (!ib_steering)
1239 return -ENOMEM;
1240 }
fa417f7b 1241
0ff1fb65
HHZ		 1242 err = mlx4_multicast_attach(mdev->dev, &mqp->mqp, gid->raw, mqp->port,
1243 !!(mqp->flags &
1244 MLX4_IB_QP_BLOCK_MULTICAST_LOOPBACK),
d487ee77 1245 prot, &reg_id);
fa417f7b 1246 if (err)
0ff1fb65 1247 goto err_malloc;
fa417f7b
EC		 1248
1249 err = add_gid_entry(ibqp, gid);
1250 if (err)
1251 goto err_add;
1252
0ff1fb65
HHZ		 1253 if (ib_steering) {
1254 memcpy(ib_steering->gid.raw, gid->raw, 16);
1255 ib_steering->reg_id = reg_id;
1256 mutex_lock(&mqp->mutex);
1257 list_add(&ib_steering->list, &mqp->steering_rules);
1258 mutex_unlock(&mqp->mutex);
1259 }
fa417f7b
EC		 1260 return 0;
1261
1262err_add:
0ff1fb65 1263 mlx4_multicast_detach(mdev->dev, &mqp->mqp, gid->raw,
d487ee77 1264 prot, reg_id);
0ff1fb65
HHZ		 1265err_malloc:
1266 kfree(ib_steering);
1267
fa417f7b
EC		 1268 return err;
1269}
1270
1271static struct mlx4_ib_gid_entry *find_gid_entry(struct mlx4_ib_qp *qp, u8 *raw)
1272{
1273 struct mlx4_ib_gid_entry *ge;
1274 struct mlx4_ib_gid_entry *tmp;
1275 struct mlx4_ib_gid_entry *ret = NULL;
1276
1277 list_for_each_entry_safe(ge, tmp, &qp->gid_list, list) {
1278 if (!memcmp(raw, ge->gid.raw, 16)) {
1279 ret = ge;
1280 break;
1281 }
1282 }
1283
1284 return ret;
225c7b1f
RD		 1285}
1286
1287static int mlx4_ib_mcg_detach(struct ib_qp *ibqp, union ib_gid *gid, u16 lid)
1288{
fa417f7b
EC		 1289 int err;
1290 struct mlx4_ib_dev *mdev = to_mdev(ibqp->device);
1291 struct mlx4_ib_qp *mqp = to_mqp(ibqp);
fa417f7b
EC		 1292 struct net_device *ndev;
1293 struct mlx4_ib_gid_entry *ge;
0ff1fb65 1294 u64 reg_id = 0;
d487ee77
MS		 1295 enum mlx4_protocol prot = (gid->raw[1] == 0x0e) ?
1296 MLX4_PROT_IB_IPV4 : MLX4_PROT_IB_IPV6;
0ff1fb65
HHZ		 1297
1298 if (mdev->dev->caps.steering_mode ==
1299 MLX4_STEERING_MODE_DEVICE_MANAGED) {
1300 struct mlx4_ib_steering *ib_steering;
1301
1302 mutex_lock(&mqp->mutex);
1303 list_for_each_entry(ib_steering, &mqp->steering_rules, list) {
1304 if (!memcmp(ib_steering->gid.raw, gid->raw, 16)) {
1305 list_del(&ib_steering->list);
1306 break;
1307 }
1308 }
1309 mutex_unlock(&mqp->mutex);
1310 if (&ib_steering->list == &mqp->steering_rules) {
1311 pr_err("Couldn't find reg_id for mgid. Steering rule is left attached\n");
1312 return -EINVAL;
1313 }
1314 reg_id = ib_steering->reg_id;
1315 kfree(ib_steering);
1316 }
fa417f7b 1317
0ff1fb65 1318 err = mlx4_multicast_detach(mdev->dev, &mqp->mqp, gid->raw,
d487ee77 1319 prot, reg_id);
fa417f7b
EC		 1320 if (err)
1321 return err;
1322
1323 mutex_lock(&mqp->mutex);
1324 ge = find_gid_entry(mqp, gid->raw);
1325 if (ge) {
dba3ad2a 1326 spin_lock_bh(&mdev->iboe.lock);
fa417f7b
EC		 1327 ndev = ge->added ? mdev->iboe.netdevs[ge->port - 1] : NULL;
1328 if (ndev)
1329 dev_hold(ndev);
dba3ad2a 1330 spin_unlock_bh(&mdev->iboe.lock);
d487ee77 1331 if (ndev)
fa417f7b 1332 dev_put(ndev);
fa417f7b
EC		 1333 list_del(&ge->list);
1334 kfree(ge);
1335 } else
987c8f8f 1336 pr_warn("could not find mgid entry\n");
fa417f7b
EC		 1337
1338 mutex_unlock(&mqp->mutex);
1339
1340 return 0;
225c7b1f
RD		 1341}
1342
1343static int init_node_data(struct mlx4_ib_dev *dev)
1344{
1345 struct ib_smp *in_mad = NULL;
1346 struct ib_smp *out_mad = NULL;
0a9a0188 1347 int mad_ifc_flags = MLX4_MAD_IFC_IGNORE_KEYS;
225c7b1f
RD		 1348 int err = -ENOMEM;
1349
1350 in_mad = kzalloc(sizeof *in_mad, GFP_KERNEL);
1351 out_mad = kmalloc(sizeof *out_mad, GFP_KERNEL);
1352 if (!in_mad || !out_mad)
1353 goto out;
1354
1355 init_query_mad(in_mad);
1356 in_mad->attr_id = IB_SMP_ATTR_NODE_DESC;
0a9a0188
JM		 1357 if (mlx4_is_master(dev->dev))
1358 mad_ifc_flags |= MLX4_MAD_IFC_NET_VIEW;
225c7b1f 1359
0a9a0188 1360 err = mlx4_MAD_IFC(dev, mad_ifc_flags, 1, NULL, NULL, in_mad, out_mad);
225c7b1f
RD		 1361 if (err)
1362 goto out;
1363
1364 memcpy(dev->ib_dev.node_desc, out_mad->data, 64);
1365
1366 in_mad->attr_id = IB_SMP_ATTR_NODE_INFO;
1367
0a9a0188 1368 err = mlx4_MAD_IFC(dev, mad_ifc_flags, 1, NULL, NULL, in_mad, out_mad);
225c7b1f
RD		 1369 if (err)
1370 goto out;
1371
992e8e6e 1372 dev->dev->rev_id = be32_to_cpup((__be32 *) (out_mad->data + 32));
225c7b1f
RD		 1373 memcpy(&dev->ib_dev.node_guid, out_mad->data + 12, 8);
1374
1375out:
1376 kfree(in_mad);
1377 kfree(out_mad);
1378 return err;
1379}
1380
f4e91eb4
TJ		 1381static ssize_t show_hca(struct device *device, struct device_attribute *attr,
1382 char *buf)
cd9281d8 1383{
f4e91eb4
TJ		 1384 struct mlx4_ib_dev *dev =
1385 container_of(device, struct mlx4_ib_dev, ib_dev.dev);
872bf2fb 1386 return sprintf(buf, "MT%d\n", dev->dev->persist->pdev->device);
cd9281d8
JM		 1387}
1388
f4e91eb4
TJ		 1389static ssize_t show_fw_ver(struct device *device, struct device_attribute *attr,
1390 char *buf)
cd9281d8 1391{
f4e91eb4
TJ		 1392 struct mlx4_ib_dev *dev =
1393 container_of(device, struct mlx4_ib_dev, ib_dev.dev);
cd9281d8
JM		 1394 return sprintf(buf, "%d.%d.%d\n", (int) (dev->dev->caps.fw_ver >> 32),
1395 (int) (dev->dev->caps.fw_ver >> 16) & 0xffff,
1396 (int) dev->dev->caps.fw_ver & 0xffff);
1397}
1398
f4e91eb4
TJ		 1399static ssize_t show_rev(struct device *device, struct device_attribute *attr,
1400 char *buf)
cd9281d8 1401{
f4e91eb4
TJ		 1402 struct mlx4_ib_dev *dev =
1403 container_of(device, struct mlx4_ib_dev, ib_dev.dev);
cd9281d8
JM		 1404 return sprintf(buf, "%x\n", dev->dev->rev_id);
1405}
1406
f4e91eb4
TJ		 1407static ssize_t show_board(struct device *device, struct device_attribute *attr,
1408 char *buf)
cd9281d8 1409{
f4e91eb4
TJ		 1410 struct mlx4_ib_dev *dev =
1411 container_of(device, struct mlx4_ib_dev, ib_dev.dev);
1412 return sprintf(buf, "%.*s\n", MLX4_BOARD_ID_LEN,
1413 dev->dev->board_id);
cd9281d8
JM		 1414}
1415
f4e91eb4
TJ		 1416static DEVICE_ATTR(hw_rev, S_IRUGO, show_rev, NULL);
1417static DEVICE_ATTR(fw_ver, S_IRUGO, show_fw_ver, NULL);
1418static DEVICE_ATTR(hca_type, S_IRUGO, show_hca, NULL);
1419static DEVICE_ATTR(board_id, S_IRUGO, show_board, NULL);
cd9281d8 1420
f4e91eb4
TJ		 1421static struct device_attribute *mlx4_class_attributes[] = {
1422 &dev_attr_hw_rev,
1423 &dev_attr_fw_ver,
1424 &dev_attr_hca_type,
1425 &dev_attr_board_id
cd9281d8
JM		 1426};
1427
acc4fccf
MS		 1428static void mlx4_addrconf_ifid_eui48(u8 *eui, u16 vlan_id,
1429 struct net_device *dev)
1430{
1431 memcpy(eui, dev->dev_addr, 3);
1432 memcpy(eui + 5, dev->dev_addr + 3, 3);
1433 if (vlan_id < 0x1000) {
1434 eui[3] = vlan_id >> 8;
1435 eui[4] = vlan_id & 0xff;
1436 } else {
1437 eui[3] = 0xff;
1438 eui[4] = 0xfe;
1439 }
1440 eui[0] ^= 2;
1441}
1442
fa417f7b
EC		 1443static void update_gids_task(struct work_struct *work)
1444{
1445 struct update_gid_work *gw = container_of(work, struct update_gid_work, work);
1446 struct mlx4_cmd_mailbox *mailbox;
1447 union ib_gid *gids;
1448 int err;
1449 struct mlx4_dev *dev = gw->dev->dev;
a5750090 1450 int is_bonded = mlx4_is_bonded(dev);
fa417f7b 1451
4bf9715f
MS		 1452 if (!gw->dev->ib_active)
1453 return;
1454
fa417f7b
EC		 1455 mailbox = mlx4_alloc_cmd_mailbox(dev);
1456 if (IS_ERR(mailbox)) {
987c8f8f 1457 pr_warn("update gid table failed %ld\n", PTR_ERR(mailbox));
fa417f7b
EC		 1458 return;
1459 }
1460
1461 gids = mailbox->buf;
1462 memcpy(gids, gw->gids, sizeof gw->gids);
1463
1464 err = mlx4_cmd(dev, mailbox->dma, MLX4_SET_PORT_GID_TABLE << 8 | gw->port,
f9baff50 1465 1, MLX4_CMD_SET_PORT, MLX4_CMD_TIME_CLASS_B,
992e8e6e 1466 MLX4_CMD_WRAPPED);
fa417f7b 1467 if (err)
987c8f8f 1468 pr_warn("set port command failed\n");
d487ee77 1469 else
a5750090
MS		 1470 if ((gw->port == 1) || !is_bonded)
1471 mlx4_ib_dispatch_event(gw->dev,
1472 is_bonded ? 1 : gw->port,
1473 IB_EVENT_GID_CHANGE);
fa417f7b
EC		 1474
1475 mlx4_free_cmd_mailbox(dev, mailbox);
1476 kfree(gw);
1477}
1478
d487ee77 1479static void reset_gids_task(struct work_struct *work)
fa417f7b 1480{
d487ee77
MS		 1481 struct update_gid_work *gw =
1482 container_of(work, struct update_gid_work, work);
1483 struct mlx4_cmd_mailbox *mailbox;
1484 union ib_gid *gids;
1485 int err;
d487ee77 1486 struct mlx4_dev *dev = gw->dev->dev;
fa417f7b 1487
4bf9715f
MS		 1488 if (!gw->dev->ib_active)
1489 return;
1490
d487ee77
MS		 1491 mailbox = mlx4_alloc_cmd_mailbox(dev);
1492 if (IS_ERR(mailbox)) {
1493 pr_warn("reset gid table failed\n");
1494 goto free;
1495 }
fa417f7b 1496
d487ee77
MS		 1497 gids = mailbox->buf;
1498 memcpy(gids, gw->gids, sizeof(gw->gids));
1499
5071456f
MS		 1500 if (mlx4_ib_port_link_layer(&gw->dev->ib_dev, gw->port) ==
1501 IB_LINK_LAYER_ETHERNET) {
1502 err = mlx4_cmd(dev, mailbox->dma,
1503 MLX4_SET_PORT_GID_TABLE << 8 | gw->port,
1504 1, MLX4_CMD_SET_PORT,
1505 MLX4_CMD_TIME_CLASS_B,
1506 MLX4_CMD_WRAPPED);
1507 if (err)
1508 pr_warn(KERN_WARNING
1509 "set port %d command failed\n", gw->port);
4c3eb3ca
EC		 1510 }
1511
d487ee77
MS		 1512 mlx4_free_cmd_mailbox(dev, mailbox);
1513free:
1514 kfree(gw);
1515}
4c3eb3ca 1516
d487ee77 1517static int update_gid_table(struct mlx4_ib_dev *dev, int port,
acc4fccf
MS		 1518 union ib_gid *gid, int clear,
1519 int default_gid)
d487ee77
MS		 1520{
1521 struct update_gid_work *work;
1522 int i;
1523 int need_update = 0;
1524 int free = -1;
1525 int found = -1;
1526 int max_gids;
1527
acc4fccf
MS		 1528 if (default_gid) {
1529 free = 0;
1530 } else {
1531 max_gids = dev->dev->caps.gid_table_len[port];
1532 for (i = 1; i < max_gids; ++i) {
1533 if (!memcmp(&dev->iboe.gid_table[port - 1][i], gid,
d487ee77 1534 sizeof(*gid)))
acc4fccf
MS		 1535 found = i;
1536
1537 if (clear) {
1538 if (found >= 0) {
1539 need_update = 1;
1540 dev->iboe.gid_table[port - 1][found] =
1541 zgid;
1542 break;
1543 }
1544 } else {
1545 if (found >= 0)
1546 break;
1547
1548 if (free < 0 &&
1549 !memcmp(&dev->iboe.gid_table[port - 1][i],
1550 &zgid, sizeof(*gid)))
1551 free = i;
1552 }
4c3eb3ca 1553 }
fa417f7b 1554 }
4c3eb3ca 1555
d487ee77
MS		 1556 if (found == -1 && !clear && free >= 0) {
1557 dev->iboe.gid_table[port - 1][free] = *gid;
1558 need_update = 1;
1559 }
fa417f7b 1560
d487ee77
MS		 1561 if (!need_update)
1562 return 0;
1563
1564 work = kzalloc(sizeof(*work), GFP_ATOMIC);
1565 if (!work)
1566 return -ENOMEM;
1567
1568 memcpy(work->gids, dev->iboe.gid_table[port - 1], sizeof(work->gids));
1569 INIT_WORK(&work->work, update_gids_task);
1570 work->port = port;
1571 work->dev = dev;
1572 queue_work(wq, &work->work);
fa417f7b
EC		 1573
1574 return 0;
d487ee77 1575}
4c3eb3ca 1576
acc4fccf 1577static void mlx4_make_default_gid(struct net_device *dev, union ib_gid *gid)
d487ee77 1578{
acc4fccf
MS		 1579 gid->global.subnet_prefix = cpu_to_be64(0xfe80000000000000LL);
1580 mlx4_addrconf_ifid_eui48(&gid->raw[8], 0xffff, dev);
1581}
1582
d487ee77 1583
5071456f 1584static int reset_gid_table(struct mlx4_ib_dev *dev, u8 port)
d487ee77
MS		 1585{
1586 struct update_gid_work *work;
d487ee77
MS		 1587
1588 work = kzalloc(sizeof(*work), GFP_ATOMIC);
1589 if (!work)
1590 return -ENOMEM;
5071456f
MS		 1591
1592 memset(dev->iboe.gid_table[port - 1], 0, sizeof(work->gids));
d487ee77
MS		 1593 memset(work->gids, 0, sizeof(work->gids));
1594 INIT_WORK(&work->work, reset_gids_task);
1595 work->dev = dev;
5071456f 1596 work->port = port;
d487ee77
MS		 1597 queue_work(wq, &work->work);
1598 return 0;
fa417f7b
EC		 1599}
1600
d487ee77
MS		 1601static int mlx4_ib_addr_event(int event, struct net_device *event_netdev,
1602 struct mlx4_ib_dev *ibdev, union ib_gid *gid)
fa417f7b 1603{
d487ee77
MS		 1604 struct mlx4_ib_iboe *iboe;
1605 int port = 0;
1606 struct net_device *real_dev = rdma_vlan_dev_real_dev(event_netdev) ?
1607 rdma_vlan_dev_real_dev(event_netdev) :
1608 event_netdev;
acc4fccf
MS		 1609 union ib_gid default_gid;
1610
1611 mlx4_make_default_gid(real_dev, &default_gid);
1612
1613 if (!memcmp(gid, &default_gid, sizeof(*gid)))
1614 return 0;
d487ee77
MS		 1615
1616 if (event != NETDEV_DOWN && event != NETDEV_UP)
1617 return 0;
1618
1619 if ((real_dev != event_netdev) &&
1620 (event == NETDEV_DOWN) &&
1621 rdma_link_local_addr((struct in6_addr *)gid))
1622 return 0;
1623
1624 iboe = &ibdev->iboe;
dba3ad2a 1625 spin_lock_bh(&iboe->lock);
d487ee77 1626
82373701 1627 for (port = 1; port <= ibdev->dev->caps.num_ports; ++port)
d487ee77
MS		 1628 if ((netif_is_bond_master(real_dev) &&
1629 (real_dev == iboe->masters[port - 1])) ||
1630 (!netif_is_bond_master(real_dev) &&
1631 (real_dev == iboe->netdevs[port - 1])))
1632 update_gid_table(ibdev, port, gid,
acc4fccf 1633 event == NETDEV_DOWN, 0);
d487ee77 1634
dba3ad2a 1635 spin_unlock_bh(&iboe->lock);
d487ee77 1636 return 0;
fa417f7b 1637
fa417f7b
EC		 1638}
1639
d487ee77
MS		 1640static u8 mlx4_ib_get_dev_port(struct net_device *dev,
1641 struct mlx4_ib_dev *ibdev)
fa417f7b 1642{
d487ee77
MS		 1643 u8 port = 0;
1644 struct mlx4_ib_iboe *iboe;
1645 struct net_device *real_dev = rdma_vlan_dev_real_dev(dev) ?
1646 rdma_vlan_dev_real_dev(dev) : dev;
1647
1648 iboe = &ibdev->iboe;
d487ee77 1649
82373701 1650 for (port = 1; port <= ibdev->dev->caps.num_ports; ++port)
d487ee77
MS		 1651 if ((netif_is_bond_master(real_dev) &&
1652 (real_dev == iboe->masters[port - 1])) ||
1653 (!netif_is_bond_master(real_dev) &&
1654 (real_dev == iboe->netdevs[port - 1])))
1655 break;
1656
82373701 1657 if ((port == 0) || (port > ibdev->dev->caps.num_ports))
d487ee77
MS		 1658 return 0;
1659 else
1660 return port;
fa417f7b
EC		 1661}
1662
d487ee77
MS		 1663static int mlx4_ib_inet_event(struct notifier_block *this, unsigned long event,
1664 void *ptr)
fa417f7b 1665{
d487ee77
MS		 1666 struct mlx4_ib_dev *ibdev;
1667 struct in_ifaddr *ifa = ptr;
1668 union ib_gid gid;
1669 struct net_device *event_netdev = ifa->ifa_dev->dev;
1670
1671 ipv6_addr_set_v4mapped(ifa->ifa_address, (struct in6_addr *)&gid);
1672
1673 ibdev = container_of(this, struct mlx4_ib_dev, iboe.nb_inet);
1674
1675 mlx4_ib_addr_event(event, event_netdev, ibdev, &gid);
1676 return NOTIFY_DONE;
fa417f7b
EC		 1677}
1678
27cdef63 1679#if IS_ENABLED(CONFIG_IPV6)
d487ee77 1680static int mlx4_ib_inet6_event(struct notifier_block *this, unsigned long event,
fa417f7b
EC		 1681 void *ptr)
1682{
fa417f7b 1683 struct mlx4_ib_dev *ibdev;
d487ee77
MS		 1684 struct inet6_ifaddr *ifa = ptr;
1685 union ib_gid *gid = (union ib_gid *)&ifa->addr;
1686 struct net_device *event_netdev = ifa->idev->dev;
1687
1688 ibdev = container_of(this, struct mlx4_ib_dev, iboe.nb_inet6);
1689
1690 mlx4_ib_addr_event(event, event_netdev, ibdev, gid);
1691 return NOTIFY_DONE;
1692}
1693#endif
1694
9433c188
MB		 1695#define MLX4_IB_INVALID_MAC ((u64)-1)
1696static void mlx4_ib_update_qps(struct mlx4_ib_dev *ibdev,
1697 struct net_device *dev,
1698 int port)
1699{
1700 u64 new_smac = 0;
1701 u64 release_mac = MLX4_IB_INVALID_MAC;
1702 struct mlx4_ib_qp *qp;
1703
1704 read_lock(&dev_base_lock);
1705 new_smac = mlx4_mac_to_u64(dev->dev_addr);
1706 read_unlock(&dev_base_lock);
1707
3e0629cb
JM		 1708 atomic64_set(&ibdev->iboe.mac[port - 1], new_smac);
1709
d24d9f43
JM		 1710 /* no need for update QP1 and mac registration in non-SRIOV */
1711 if (!mlx4_is_mfunc(ibdev->dev))
1712 return;
1713
9433c188
MB		 1714 mutex_lock(&ibdev->qp1_proxy_lock[port - 1]);
1715 qp = ibdev->qp1_proxy[port - 1];
1716 if (qp) {
1717 int new_smac_index;
25476b02 1718 u64 old_smac;
9433c188
MB		 1719 struct mlx4_update_qp_params update_params;
1720
25476b02
JM		 1721 mutex_lock(&qp->mutex);
1722 old_smac = qp->pri.smac;
9433c188
MB		 1723 if (new_smac == old_smac)
1724 goto unlock;
1725
1726 new_smac_index = mlx4_register_mac(ibdev->dev, port, new_smac);
1727
1728 if (new_smac_index < 0)
1729 goto unlock;
1730
1731 update_params.smac_index = new_smac_index;
09e05c3f 1732 if (mlx4_update_qp(ibdev->dev, qp->mqp.qpn, MLX4_UPDATE_QP_SMAC,
9433c188
MB		 1733 &update_params)) {
1734 release_mac = new_smac;
1735 goto unlock;
1736 }
25476b02
JM		 1737 /* if old port was zero, no mac was yet registered for this QP */
1738 if (qp->pri.smac_port)
1739 release_mac = old_smac;
9433c188 1740 qp->pri.smac = new_smac;
25476b02 1741 qp->pri.smac_port = port;
9433c188 1742 qp->pri.smac_index = new_smac_index;
9433c188
MB		 1743 }
1744
1745unlock:
9433c188
MB		 1746 if (release_mac != MLX4_IB_INVALID_MAC)
1747 mlx4_unregister_mac(ibdev->dev, port, release_mac);
25476b02
JM		 1748 if (qp)
1749 mutex_unlock(&qp->mutex);
1750 mutex_unlock(&ibdev->qp1_proxy_lock[port - 1]);
9433c188
MB		 1751}
1752
d487ee77
MS		 1753static void mlx4_ib_get_dev_addr(struct net_device *dev,
1754 struct mlx4_ib_dev *ibdev, u8 port)
1755{
1756 struct in_device *in_dev;
27cdef63 1757#if IS_ENABLED(CONFIG_IPV6)
d487ee77
MS		 1758 struct inet6_dev *in6_dev;
1759 union ib_gid *pgid;
1760 struct inet6_ifaddr *ifp;
f5c4834d 1761 union ib_gid default_gid;
d487ee77
MS		 1762#endif
1763 union ib_gid gid;
1764
1765
82373701 1766 if ((port == 0) || (port > ibdev->dev->caps.num_ports))
d487ee77
MS		 1767 return;
1768
1769 /* IPv4 gids */
1770 in_dev = in_dev_get(dev);
1771 if (in_dev) {
1772 for_ifa(in_dev) {
1773 /*ifa->ifa_address;*/
1774 ipv6_addr_set_v4mapped(ifa->ifa_address,
1775 (struct in6_addr *)&gid);
acc4fccf 1776 update_gid_table(ibdev, port, &gid, 0, 0);
d487ee77
MS		 1777 }
1778 endfor_ifa(in_dev);
1779 in_dev_put(in_dev);
1780 }
27cdef63 1781#if IS_ENABLED(CONFIG_IPV6)
f5c4834d 1782 mlx4_make_default_gid(dev, &default_gid);
d487ee77
MS		 1783 /* IPv6 gids */
1784 in6_dev = in6_dev_get(dev);
1785 if (in6_dev) {
1786 read_lock_bh(&in6_dev->lock);
1787 list_for_each_entry(ifp, &in6_dev->addr_list, if_list) {
1788 pgid = (union ib_gid *)&ifp->addr;
f5c4834d
MS		 1789 if (!memcmp(pgid, &default_gid, sizeof(*pgid)))
1790 continue;
acc4fccf 1791 update_gid_table(ibdev, port, pgid, 0, 0);
d487ee77
MS		 1792 }
1793 read_unlock_bh(&in6_dev->lock);
1794 in6_dev_put(in6_dev);
1795 }
1796#endif
1797}
1798
acc4fccf
MS		 1799static void mlx4_ib_set_default_gid(struct mlx4_ib_dev *ibdev,
1800 struct net_device *dev, u8 port)
1801{
1802 union ib_gid gid;
1803 mlx4_make_default_gid(dev, &gid);
1804 update_gid_table(ibdev, port, &gid, 0, 1);
1805}
1806
d487ee77
MS		 1807static int mlx4_ib_init_gid_table(struct mlx4_ib_dev *ibdev)
1808{
1809 struct net_device *dev;
ddf8bd34 1810 struct mlx4_ib_iboe *iboe = &ibdev->iboe;
5071456f 1811 int i;
655b2aae 1812 int err = 0;
d487ee77 1813
655b2aae
MS		 1814 for (i = 1; i <= ibdev->num_ports; ++i) {
1815 if (rdma_port_get_link_layer(&ibdev->ib_dev, i) ==
1816 IB_LINK_LAYER_ETHERNET) {
1817 err = reset_gid_table(ibdev, i);
1818 if (err)
1819 goto out;
1820 }
1821 }
d487ee77
MS		 1822
1823 read_lock(&dev_base_lock);
dba3ad2a 1824 spin_lock_bh(&iboe->lock);
d487ee77
MS		 1825
1826 for_each_netdev(&init_net, dev) {
1827 u8 port = mlx4_ib_get_dev_port(dev, ibdev);
655b2aae
MS		 1828 /* port will be non-zero only for ETH ports */
1829 if (port) {
1830 mlx4_ib_set_default_gid(ibdev, dev, port);
d487ee77 1831 mlx4_ib_get_dev_addr(dev, ibdev, port);
655b2aae 1832 }
d487ee77
MS		 1833 }
1834
dba3ad2a 1835 spin_unlock_bh(&iboe->lock);
d487ee77 1836 read_unlock(&dev_base_lock);
655b2aae
MS		 1837out:
1838 return err;
d487ee77
MS		 1839}
1840
9433c188
MB		 1841static void mlx4_ib_scan_netdevs(struct mlx4_ib_dev *ibdev,
1842 struct net_device *dev,
1843 unsigned long event)
1844
d487ee77 1845{
fa417f7b 1846 struct mlx4_ib_iboe *iboe;
9433c188 1847 int update_qps_port = -1;
fa417f7b
EC		 1848 int port;
1849
fa417f7b
EC		 1850 iboe = &ibdev->iboe;
1851
dba3ad2a 1852 spin_lock_bh(&iboe->lock);
fa417f7b 1853 mlx4_foreach_ib_transport_port(port, ibdev->dev) {
ad4885d2 1854 enum ib_port_state port_state = IB_PORT_NOP;
d487ee77 1855 struct net_device *old_master = iboe->masters[port - 1];
ad4885d2 1856 struct net_device *curr_netdev;
d487ee77 1857 struct net_device *curr_master;
ad4885d2 1858
fa417f7b 1859 iboe->netdevs[port - 1] =
0345584e 1860 mlx4_get_protocol_dev(ibdev->dev, MLX4_PROT_ETH, port);
acc4fccf
MS		 1861 if (iboe->netdevs[port - 1])
1862 mlx4_ib_set_default_gid(ibdev,
1863 iboe->netdevs[port - 1], port);
ad4885d2 1864 curr_netdev = iboe->netdevs[port - 1];
d487ee77
MS		 1865
1866 if (iboe->netdevs[port - 1] &&
1867 netif_is_bond_slave(iboe->netdevs[port - 1])) {
d487ee77
MS		 1868 iboe->masters[port - 1] = netdev_master_upper_dev_get(
1869 iboe->netdevs[port - 1]);
ad4885d2
MS		 1870 } else {
1871 iboe->masters[port - 1] = NULL;
fa417f7b 1872 }
d487ee77 1873 curr_master = iboe->masters[port - 1];
fa417f7b 1874
9433c188
MB		 1875 if (dev == iboe->netdevs[port - 1] &&
1876 (event == NETDEV_CHANGEADDR || event == NETDEV_REGISTER ||
1877 event == NETDEV_UP || event == NETDEV_CHANGE))
1878 update_qps_port = port;
1879
ad4885d2
MS		 1880 if (curr_netdev) {
1881 port_state = (netif_running(curr_netdev) && netif_carrier_ok(curr_netdev)) ?
1882 IB_PORT_ACTIVE : IB_PORT_DOWN;
1883 mlx4_ib_set_default_gid(ibdev, curr_netdev, port);
bccb84f1
MS		 1884 if (curr_master) {
1885 /* if using bonding/team and a slave port is down, we
1886 * don't want the bond IP based gids in the table since
1887 * flows that select port by gid may get the down port.
1888 */
a5750090
MS		 1889 if (port_state == IB_PORT_DOWN &&
1890 !mlx4_is_bonded(ibdev->dev)) {
bccb84f1
MS		 1891 reset_gid_table(ibdev, port);
1892 mlx4_ib_set_default_gid(ibdev,
1893 curr_netdev,
1894 port);
1895 } else {
1896 /* gids from the upper dev (bond/team)
1897 * should appear in port's gid table
1898 */
1899 mlx4_ib_get_dev_addr(curr_master,
1900 ibdev, port);
1901 }
e381835c
MS		 1902 }
1903 /* if bonding is used it is possible that we add it to
1904 * masters only after IP address is assigned to the
1905 * net bonding interface.
1906 */
1907 if (curr_master && (old_master != curr_master)) {
1908 reset_gid_table(ibdev, port);
1909 mlx4_ib_set_default_gid(ibdev,
1910 curr_netdev, port);
1911 mlx4_ib_get_dev_addr(curr_master, ibdev, port);
1912 }
ad4885d2 1913
e381835c
MS		 1914 if (!curr_master && (old_master != curr_master)) {
1915 reset_gid_table(ibdev, port);
1916 mlx4_ib_set_default_gid(ibdev,
1917 curr_netdev, port);
1918 mlx4_ib_get_dev_addr(curr_netdev, ibdev, port);
1919 }
1920 } else {
ad4885d2 1921 reset_gid_table(ibdev, port);
ad4885d2 1922 }
d487ee77 1923 }
fa417f7b 1924
dba3ad2a 1925 spin_unlock_bh(&iboe->lock);
9433c188
MB		 1926
1927 if (update_qps_port > 0)
1928 mlx4_ib_update_qps(ibdev, dev, update_qps_port);
d487ee77
MS		 1929}
1930
1931static int mlx4_ib_netdev_event(struct notifier_block *this,
1932 unsigned long event, void *ptr)
1933{
1934 struct net_device *dev = netdev_notifier_info_to_dev(ptr);
1935 struct mlx4_ib_dev *ibdev;
1936
1937 if (!net_eq(dev_net(dev), &init_net))
1938 return NOTIFY_DONE;
1939
1940 ibdev = container_of(this, struct mlx4_ib_dev, iboe.nb);
9433c188 1941 mlx4_ib_scan_netdevs(ibdev, dev, event);
fa417f7b
EC		 1942
1943 return NOTIFY_DONE;
1944}
1945
54679e14
JM		 1946static void init_pkeys(struct mlx4_ib_dev *ibdev)
1947{
1948 int port;
1949 int slave;
1950 int i;
1951
1952 if (mlx4_is_master(ibdev->dev)) {
872bf2fb
YH		 1953 for (slave = 0; slave <= ibdev->dev->persist->num_vfs;
1954 ++slave) {
54679e14
JM		 1955 for (port = 1; port <= ibdev->dev->caps.num_ports; ++port) {
1956 for (i = 0;
1957 i < ibdev->dev->phys_caps.pkey_phys_table_len[port];
1958 ++i) {
1959 ibdev->pkeys.virt2phys_pkey[slave][port - 1][i] =
1960 /* master has the identity virt2phys pkey mapping */
1961 (slave == mlx4_master_func_num(ibdev->dev) || !i) ? i :
1962 ibdev->dev->phys_caps.pkey_phys_table_len[port] - 1;
1963 mlx4_sync_pkey_table(ibdev->dev, slave, port, i,
1964 ibdev->pkeys.virt2phys_pkey[slave][port - 1][i]);
1965 }
1966 }
1967 }
1968 /* initialize pkey cache */
1969 for (port = 1; port <= ibdev->dev->caps.num_ports; ++port) {
1970 for (i = 0;
1971 i < ibdev->dev->phys_caps.pkey_phys_table_len[port];
1972 ++i)
1973 ibdev->pkeys.phys_pkey_cache[port-1][i] =
1974 (i) ? 0 : 0xFFFF;
1975 }
1976 }
1977}
1978
e605b743
SP		 1979static void mlx4_ib_alloc_eqs(struct mlx4_dev *dev, struct mlx4_ib_dev *ibdev)
1980{
4661bd79 1981 char name[80];
e605b743
SP		 1982 int eq_per_port = 0;
1983 int added_eqs = 0;
1984 int total_eqs = 0;
1985 int i, j, eq;
1986
3aac6ff1
SP		 1987 /* Legacy mode or comp_pool is not large enough */
1988 if (dev->caps.comp_pool == 0 ||
1989 dev->caps.num_ports > dev->caps.comp_pool)
e605b743
SP		 1990 return;
1991
7ae0e400 1992 eq_per_port = dev->caps.comp_pool / dev->caps.num_ports;
e605b743
SP		 1993
1994 /* Init eq table */
1995 added_eqs = 0;
1996 mlx4_foreach_port(i, dev, MLX4_PORT_TYPE_IB)
1997 added_eqs += eq_per_port;
1998
1999 total_eqs = dev->caps.num_comp_vectors + added_eqs;
2000
2001 ibdev->eq_table = kzalloc(total_eqs * sizeof(int), GFP_KERNEL);
2002 if (!ibdev->eq_table)
2003 return;
2004
2005 ibdev->eq_added = added_eqs;
2006
2007 eq = 0;
2008 mlx4_foreach_port(i, dev, MLX4_PORT_TYPE_IB) {
2009 for (j = 0; j < eq_per_port; j++) {
4661bd79 2010 snprintf(name, sizeof(name), "mlx4-ib-%d-%d@%s",
872bf2fb 2011 i, j, dev->persist->pdev->bus->name);
e605b743 2012 /* Set IRQ for specific name (per ring) */
d9236c3f
AV		 2013 if (mlx4_assign_eq(dev, name, NULL,
2014 &ibdev->eq_table[eq])) {
e605b743
SP		 2015 /* Use legacy (same as mlx4_en driver) */
2016 pr_warn("Can't allocate EQ %d; reverting to legacy\n", eq);
2017 ibdev->eq_table[eq] =
2018 (eq % dev->caps.num_comp_vectors);
2019 }
2020 eq++;
2021 }
2022 }
2023
2024 /* Fill the reset of the vector with legacy EQ */
2025 for (i = 0, eq = added_eqs; i < dev->caps.num_comp_vectors; i++)
2026 ibdev->eq_table[eq++] = i;
2027
2028 /* Advertise the new number of EQs to clients */
2029 ibdev->ib_dev.num_comp_vectors = total_eqs;
2030}
2031
2032static void mlx4_ib_free_eqs(struct mlx4_dev *dev, struct mlx4_ib_dev *ibdev)
2033{
2034 int i;
3aac6ff1
SP		 2035
2036 /* no additional eqs were added */
2037 if (!ibdev->eq_table)
2038 return;
e605b743
SP		 2039
2040 /* Reset the advertised EQ number */
2041 ibdev->ib_dev.num_comp_vectors = dev->caps.num_comp_vectors;
2042
2043 /* Free only the added eqs */
2044 for (i = 0; i < ibdev->eq_added; i++) {
2045 /* Don't free legacy eqs if used */
2046 if (ibdev->eq_table[i] <= dev->caps.num_comp_vectors)
2047 continue;
2048 mlx4_release_eq(dev, ibdev->eq_table[i]);
2049 }
2050
e605b743 2051 kfree(ibdev->eq_table);
e605b743
SP		 2052}
2053
225c7b1f
RD		 2054static void *mlx4_ib_add(struct mlx4_dev *dev)
2055{
2056 struct mlx4_ib_dev *ibdev;
22e7ef9c 2057 int num_ports = 0;
035b1032 2058 int i, j;
fa417f7b
EC		 2059 int err;
2060 struct mlx4_ib_iboe *iboe;
4196670b 2061 int ib_num_ports = 0;
a5750090 2062 int num_req_counters;
225c7b1f 2063
987c8f8f 2064 pr_info_once("%s", mlx4_ib_version);
68f3948d 2065
026149cb 2066 num_ports = 0;
fa417f7b 2067 mlx4_foreach_ib_transport_port(i, dev)
22e7ef9c
RD		 2068 num_ports++;
2069
2070 /* No point in registering a device with no ports... */
2071 if (num_ports == 0)
2072 return NULL;
2073
225c7b1f
RD		 2074 ibdev = (struct mlx4_ib_dev *) ib_alloc_device(sizeof *ibdev);
2075 if (!ibdev) {
872bf2fb
YH		 2076 dev_err(&dev->persist->pdev->dev,
2077 "Device struct alloc failed\n");
225c7b1f
RD		 2078 return NULL;
2079 }
2080
fa417f7b
EC		 2081 iboe = &ibdev->iboe;
2082
225c7b1f
RD		 2083 if (mlx4_pd_alloc(dev, &ibdev->priv_pdn))
2084 goto err_dealloc;
2085
2086 if (mlx4_uar_alloc(dev, &ibdev->priv_uar))
2087 goto err_pd;
2088
4979d18f
RD		 2089 ibdev->uar_map = ioremap((phys_addr_t) ibdev->priv_uar.pfn << PAGE_SHIFT,
2090 PAGE_SIZE);
225c7b1f
RD		 2091 if (!ibdev->uar_map)
2092 goto err_uar;
26c6bc7b 2093 MLX4_INIT_DOORBELL_LOCK(&ibdev->uar_lock);
225c7b1f 2094
225c7b1f
RD		 2095 ibdev->dev = dev;
2096
2097 strlcpy(ibdev->ib_dev.name, "mlx4_%d", IB_DEVICE_NAME_MAX);
2098 ibdev->ib_dev.owner = THIS_MODULE;
2099 ibdev->ib_dev.node_type = RDMA_NODE_IB_CA;
95d04f07 2100 ibdev->ib_dev.local_dma_lkey = dev->caps.reserved_lkey;
22e7ef9c 2101 ibdev->num_ports = num_ports;
a5750090
MS		 2102 ibdev->ib_dev.phys_port_cnt = mlx4_is_bonded(dev) ?
2103 1 : ibdev->num_ports;
b8dd786f 2104 ibdev->ib_dev.num_comp_vectors = dev->caps.num_comp_vectors;
872bf2fb 2105 ibdev->ib_dev.dma_device = &dev->persist->pdev->dev;
225c7b1f 2106
08ff3235
OG		 2107 if (dev->caps.userspace_caps)
2108 ibdev->ib_dev.uverbs_abi_ver = MLX4_IB_UVERBS_ABI_VERSION;
2109 else
2110 ibdev->ib_dev.uverbs_abi_ver = MLX4_IB_UVERBS_NO_DEV_CAPS_ABI_VERSION;
2111
225c7b1f
RD		 2112 ibdev->ib_dev.uverbs_cmd_mask =
2113 (1ull << IB_USER_VERBS_CMD_GET_CONTEXT) |
2114 (1ull << IB_USER_VERBS_CMD_QUERY_DEVICE) |
2115 (1ull << IB_USER_VERBS_CMD_QUERY_PORT) |
2116 (1ull << IB_USER_VERBS_CMD_ALLOC_PD) |
2117 (1ull << IB_USER_VERBS_CMD_DEALLOC_PD) |
2118 (1ull << IB_USER_VERBS_CMD_REG_MR) |
9376932d 2119 (1ull << IB_USER_VERBS_CMD_REREG_MR) |
225c7b1f
RD		 2120 (1ull << IB_USER_VERBS_CMD_DEREG_MR) |
2121 (1ull << IB_USER_VERBS_CMD_CREATE_COMP_CHANNEL) |
2122 (1ull << IB_USER_VERBS_CMD_CREATE_CQ) |
bbf8eed1 2123 (1ull << IB_USER_VERBS_CMD_RESIZE_CQ) |
225c7b1f
RD		 2124 (1ull << IB_USER_VERBS_CMD_DESTROY_CQ) |
2125 (1ull << IB_USER_VERBS_CMD_CREATE_QP) |
2126 (1ull << IB_USER_VERBS_CMD_MODIFY_QP) |
6a775e2b 2127 (1ull << IB_USER_VERBS_CMD_QUERY_QP) |
225c7b1f
RD		 2128 (1ull << IB_USER_VERBS_CMD_DESTROY_QP) |
2129 (1ull << IB_USER_VERBS_CMD_ATTACH_MCAST) |
2130 (1ull << IB_USER_VERBS_CMD_DETACH_MCAST) |
2131 (1ull << IB_USER_VERBS_CMD_CREATE_SRQ) |
2132 (1ull << IB_USER_VERBS_CMD_MODIFY_SRQ) |
65541cb7 2133 (1ull << IB_USER_VERBS_CMD_QUERY_SRQ) |
18abd5ea 2134 (1ull << IB_USER_VERBS_CMD_DESTROY_SRQ) |
42849b26
SH		 2135 (1ull << IB_USER_VERBS_CMD_CREATE_XSRQ) |
2136 (1ull << IB_USER_VERBS_CMD_OPEN_QP);
225c7b1f
RD		 2137
2138 ibdev->ib_dev.query_device = mlx4_ib_query_device;
2139 ibdev->ib_dev.query_port = mlx4_ib_query_port;
fa417f7b 2140 ibdev->ib_dev.get_link_layer = mlx4_ib_port_link_layer;
225c7b1f
RD		 2141 ibdev->ib_dev.query_gid = mlx4_ib_query_gid;
2142 ibdev->ib_dev.query_pkey = mlx4_ib_query_pkey;
2143 ibdev->ib_dev.modify_device = mlx4_ib_modify_device;
2144 ibdev->ib_dev.modify_port = mlx4_ib_modify_port;
2145 ibdev->ib_dev.alloc_ucontext = mlx4_ib_alloc_ucontext;
2146 ibdev->ib_dev.dealloc_ucontext = mlx4_ib_dealloc_ucontext;
2147 ibdev->ib_dev.mmap = mlx4_ib_mmap;
2148 ibdev->ib_dev.alloc_pd = mlx4_ib_alloc_pd;
2149 ibdev->ib_dev.dealloc_pd = mlx4_ib_dealloc_pd;
2150 ibdev->ib_dev.create_ah = mlx4_ib_create_ah;
2151 ibdev->ib_dev.query_ah = mlx4_ib_query_ah;
2152 ibdev->ib_dev.destroy_ah = mlx4_ib_destroy_ah;
2153 ibdev->ib_dev.create_srq = mlx4_ib_create_srq;
2154 ibdev->ib_dev.modify_srq = mlx4_ib_modify_srq;
65541cb7 2155 ibdev->ib_dev.query_srq = mlx4_ib_query_srq;
225c7b1f
RD		 2156 ibdev->ib_dev.destroy_srq = mlx4_ib_destroy_srq;
2157 ibdev->ib_dev.post_srq_recv = mlx4_ib_post_srq_recv;
2158 ibdev->ib_dev.create_qp = mlx4_ib_create_qp;
2159 ibdev->ib_dev.modify_qp = mlx4_ib_modify_qp;
6a775e2b 2160 ibdev->ib_dev.query_qp = mlx4_ib_query_qp;
225c7b1f
RD		 2161 ibdev->ib_dev.destroy_qp = mlx4_ib_destroy_qp;
2162 ibdev->ib_dev.post_send = mlx4_ib_post_send;
2163 ibdev->ib_dev.post_recv = mlx4_ib_post_recv;
2164 ibdev->ib_dev.create_cq = mlx4_ib_create_cq;
3fdcb97f 2165 ibdev->ib_dev.modify_cq = mlx4_ib_modify_cq;
bbf8eed1 2166 ibdev->ib_dev.resize_cq = mlx4_ib_resize_cq;
225c7b1f
RD		 2167 ibdev->ib_dev.destroy_cq = mlx4_ib_destroy_cq;
2168 ibdev->ib_dev.poll_cq = mlx4_ib_poll_cq;
2169 ibdev->ib_dev.req_notify_cq = mlx4_ib_arm_cq;
2170 ibdev->ib_dev.get_dma_mr = mlx4_ib_get_dma_mr;
2171 ibdev->ib_dev.reg_user_mr = mlx4_ib_reg_user_mr;
9376932d 2172 ibdev->ib_dev.rereg_user_mr = mlx4_ib_rereg_user_mr;
225c7b1f 2173 ibdev->ib_dev.dereg_mr = mlx4_ib_dereg_mr;
95d04f07
RD		 2174 ibdev->ib_dev.alloc_fast_reg_mr = mlx4_ib_alloc_fast_reg_mr;
2175 ibdev->ib_dev.alloc_fast_reg_page_list = mlx4_ib_alloc_fast_reg_page_list;
2176 ibdev->ib_dev.free_fast_reg_page_list = mlx4_ib_free_fast_reg_page_list;
225c7b1f
RD		 2177 ibdev->ib_dev.attach_mcast = mlx4_ib_mcg_attach;
2178 ibdev->ib_dev.detach_mcast = mlx4_ib_mcg_detach;
2179 ibdev->ib_dev.process_mad = mlx4_ib_process_mad;
2180
992e8e6e
JM		 2181 if (!mlx4_is_slave(ibdev->dev)) {
2182 ibdev->ib_dev.alloc_fmr = mlx4_ib_fmr_alloc;
2183 ibdev->ib_dev.map_phys_fmr = mlx4_ib_map_phys_fmr;
2184 ibdev->ib_dev.unmap_fmr = mlx4_ib_unmap_fmr;
2185 ibdev->ib_dev.dealloc_fmr = mlx4_ib_fmr_dealloc;
2186 }
8ad11fb6 2187
b425388d
SM		 2188 if (dev->caps.flags & MLX4_DEV_CAP_FLAG_MEM_WINDOW ||
2189 dev->caps.bmme_flags & MLX4_BMME_FLAG_TYPE_2_WIN) {
2190 ibdev->ib_dev.alloc_mw = mlx4_ib_alloc_mw;
2191 ibdev->ib_dev.bind_mw = mlx4_ib_bind_mw;
2192 ibdev->ib_dev.dealloc_mw = mlx4_ib_dealloc_mw;
2193
2194 ibdev->ib_dev.uverbs_cmd_mask |=
2195 (1ull << IB_USER_VERBS_CMD_ALLOC_MW) |
2196 (1ull << IB_USER_VERBS_CMD_DEALLOC_MW);
2197 }
2198
012a8ff5
SH		 2199 if (dev->caps.flags & MLX4_DEV_CAP_FLAG_XRC) {
2200 ibdev->ib_dev.alloc_xrcd = mlx4_ib_alloc_xrcd;
2201 ibdev->ib_dev.dealloc_xrcd = mlx4_ib_dealloc_xrcd;
2202 ibdev->ib_dev.uverbs_cmd_mask |=
2203 (1ull << IB_USER_VERBS_CMD_OPEN_XRCD) |
2204 (1ull << IB_USER_VERBS_CMD_CLOSE_XRCD);
2205 }
2206
f77c0162 2207 if (check_flow_steering_support(dev)) {
0a9b7d59 2208 ibdev->steering_support = MLX4_STEERING_MODE_DEVICE_MANAGED;
f77c0162
HHZ		 2209 ibdev->ib_dev.create_flow = mlx4_ib_create_flow;
2210 ibdev->ib_dev.destroy_flow = mlx4_ib_destroy_flow;
2211
f21519b2
YD		 2212 ibdev->ib_dev.uverbs_ex_cmd_mask |=
2213 (1ull << IB_USER_VERBS_EX_CMD_CREATE_FLOW) |
2214 (1ull << IB_USER_VERBS_EX_CMD_DESTROY_FLOW);
f77c0162
HHZ		 2215 }
2216
e605b743
SP		 2217 mlx4_ib_alloc_eqs(dev, ibdev);
2218
fa417f7b
EC		 2219 spin_lock_init(&iboe->lock);
2220
225c7b1f
RD		 2221 if (init_node_data(ibdev))
2222 goto err_map;
2223
a5750090
MS		 2224 num_req_counters = mlx4_is_bonded(dev) ? 1 : ibdev->num_ports;
2225 for (i = 0; i < num_req_counters; ++i) {
9433c188 2226 mutex_init(&ibdev->qp1_proxy_lock[i]);
cfcde11c
OG		 2227 if (mlx4_ib_port_link_layer(&ibdev->ib_dev, i + 1) ==
2228 IB_LINK_LAYER_ETHERNET) {
2229 err = mlx4_counter_alloc(ibdev->dev, &ibdev->counters[i]);
2230 if (err)
2231 ibdev->counters[i] = -1;
3839d8ac
DC		 2232 } else {
2233 ibdev->counters[i] = -1;
2234 }
cfcde11c 2235 }
a5750090
MS		 2236 if (mlx4_is_bonded(dev))
2237 for (i = 1; i < ibdev->num_ports ; ++i)
2238 ibdev->counters[i] = ibdev->counters[0];
2239
cfcde11c 2240
4196670b
MB		 2241 mlx4_foreach_port(i, dev, MLX4_PORT_TYPE_IB)
2242 ib_num_ports++;
2243
225c7b1f
RD		 2244 spin_lock_init(&ibdev->sm_lock);
2245 mutex_init(&ibdev->cap_mask_mutex);
2246
4196670b
MB		 2247 if (ibdev->steering_support == MLX4_STEERING_MODE_DEVICE_MANAGED &&
2248 ib_num_ports) {
c1c98501
MB		 2249 ibdev->steer_qpn_count = MLX4_IB_UC_MAX_NUM_QPS;
2250 err = mlx4_qp_reserve_range(dev, ibdev->steer_qpn_count,
2251 MLX4_IB_UC_STEER_QPN_ALIGN,
ddae0349 2252 &ibdev->steer_qpn_base, 0);
c1c98501
MB		 2253 if (err)
2254 goto err_counter;
2255
2256 ibdev->ib_uc_qpns_bitmap =
2257 kmalloc(BITS_TO_LONGS(ibdev->steer_qpn_count) *
2258 sizeof(long),
2259 GFP_KERNEL);
2260 if (!ibdev->ib_uc_qpns_bitmap) {
872bf2fb
YH		 2261 dev_err(&dev->persist->pdev->dev,
2262 "bit map alloc failed\n");
c1c98501
MB		 2263 goto err_steer_qp_release;
2264 }
2265
2266 bitmap_zero(ibdev->ib_uc_qpns_bitmap, ibdev->steer_qpn_count);
2267
2268 err = mlx4_FLOW_STEERING_IB_UC_QP_RANGE(
2269 dev, ibdev->steer_qpn_base,
2270 ibdev->steer_qpn_base +
2271 ibdev->steer_qpn_count - 1);
2272 if (err)
2273 goto err_steer_free_bitmap;
2274 }
2275
3e0629cb
JM		 2276 for (j = 1; j <= ibdev->dev->caps.num_ports; j++)
2277 atomic64_set(&iboe->mac[j - 1], ibdev->dev->caps.def_mac[j]);
2278
9a6edb60 2279 if (ib_register_device(&ibdev->ib_dev, NULL))
c1c98501 2280 goto err_steer_free_bitmap;
225c7b1f
RD		 2281
2282 if (mlx4_ib_mad_init(ibdev))
2283 goto err_reg;
2284
fc06573d
JM		 2285 if (mlx4_ib_init_sriov(ibdev))
2286 goto err_mad;
2287
d487ee77
MS		 2288 if (dev->caps.flags & MLX4_DEV_CAP_FLAG_IBOE) {
2289 if (!iboe->nb.notifier_call) {
2290 iboe->nb.notifier_call = mlx4_ib_netdev_event;
2291 err = register_netdevice_notifier(&iboe->nb);
2292 if (err) {
2293 iboe->nb.notifier_call = NULL;
2294 goto err_notif;
2295 }
2296 }
2297 if (!iboe->nb_inet.notifier_call) {
2298 iboe->nb_inet.notifier_call = mlx4_ib_inet_event;
2299 err = register_inetaddr_notifier(&iboe->nb_inet);
2300 if (err) {
2301 iboe->nb_inet.notifier_call = NULL;
2302 goto err_notif;
2303 }
2304 }
27cdef63 2305#if IS_ENABLED(CONFIG_IPV6)
d487ee77
MS		 2306 if (!iboe->nb_inet6.notifier_call) {
2307 iboe->nb_inet6.notifier_call = mlx4_ib_inet6_event;
2308 err = register_inet6addr_notifier(&iboe->nb_inet6);
2309 if (err) {
2310 iboe->nb_inet6.notifier_call = NULL;
2311 goto err_notif;
2312 }
2313 }
2314#endif
655b2aae
MS		 2315 if (mlx4_ib_init_gid_table(ibdev))
2316 goto err_notif;
fa417f7b
EC		 2317 }
2318
035b1032 2319 for (j = 0; j < ARRAY_SIZE(mlx4_class_attributes); ++j) {
f4e91eb4 2320 if (device_create_file(&ibdev->ib_dev.dev,
035b1032 2321 mlx4_class_attributes[j]))
fa417f7b 2322 goto err_notif;
cd9281d8
JM		 2323 }
2324
3b4a8cd5
JM		 2325 ibdev->ib_active = true;
2326
54679e14
JM		 2327 if (mlx4_is_mfunc(ibdev->dev))
2328 init_pkeys(ibdev);
2329
3806d08c
JM		 2330 /* create paravirt contexts for any VFs which are active */
2331 if (mlx4_is_master(ibdev->dev)) {
2332 for (j = 0; j < MLX4_MFUNC_MAX; j++) {
2333 if (j == mlx4_master_func_num(ibdev->dev))
2334 continue;
2335 if (mlx4_is_slave_active(ibdev->dev, j))
2336 do_slave_init(ibdev, j, 1);
2337 }
2338 }
225c7b1f
RD		 2339 return ibdev;
2340
fa417f7b 2341err_notif:
d487ee77
MS		 2342 if (ibdev->iboe.nb.notifier_call) {
2343 if (unregister_netdevice_notifier(&ibdev->iboe.nb))
2344 pr_warn("failure unregistering notifier\n");
2345 ibdev->iboe.nb.notifier_call = NULL;
2346 }
2347 if (ibdev->iboe.nb_inet.notifier_call) {
2348 if (unregister_inetaddr_notifier(&ibdev->iboe.nb_inet))
2349 pr_warn("failure unregistering notifier\n");
2350 ibdev->iboe.nb_inet.notifier_call = NULL;
2351 }
27cdef63 2352#if IS_ENABLED(CONFIG_IPV6)
d487ee77
MS		 2353 if (ibdev->iboe.nb_inet6.notifier_call) {
2354 if (unregister_inet6addr_notifier(&ibdev->iboe.nb_inet6))
2355 pr_warn("failure unregistering notifier\n");
2356 ibdev->iboe.nb_inet6.notifier_call = NULL;
2357 }
2358#endif
fa417f7b
EC		 2359 flush_workqueue(wq);
2360
fc06573d
JM		 2361 mlx4_ib_close_sriov(ibdev);
2362
2363err_mad:
2364 mlx4_ib_mad_cleanup(ibdev);
2365
225c7b1f
RD		 2366err_reg:
2367 ib_unregister_device(&ibdev->ib_dev);
2368
c1c98501
MB		 2369err_steer_free_bitmap:
2370 kfree(ibdev->ib_uc_qpns_bitmap);
2371
2372err_steer_qp_release:
2373 if (ibdev->steering_support == MLX4_STEERING_MODE_DEVICE_MANAGED)
2374 mlx4_qp_release_range(dev, ibdev->steer_qpn_base,
2375 ibdev->steer_qpn_count);
cfcde11c
OG		 2376err_counter:
2377 for (; i; --i)
4af3ce0d
RD		 2378 if (ibdev->counters[i - 1] != -1)
2379 mlx4_counter_free(ibdev->dev, ibdev->counters[i - 1]);
cfcde11c 2380
225c7b1f
RD		 2381err_map:
2382 iounmap(ibdev->uar_map);
2383
2384err_uar:
2385 mlx4_uar_free(dev, &ibdev->priv_uar);
2386
2387err_pd:
2388 mlx4_pd_free(dev, ibdev->priv_pdn);
2389
2390err_dealloc:
2391 ib_dealloc_device(&ibdev->ib_dev);
2392
2393 return NULL;
2394}
2395
c1c98501
MB		 2396int mlx4_ib_steer_qp_alloc(struct mlx4_ib_dev *dev, int count, int *qpn)
2397{
2398 int offset;
2399
2400 WARN_ON(!dev->ib_uc_qpns_bitmap);
2401
2402 offset = bitmap_find_free_region(dev->ib_uc_qpns_bitmap,
2403 dev->steer_qpn_count,
2404 get_count_order(count));
2405 if (offset < 0)
2406 return offset;
2407
2408 *qpn = dev->steer_qpn_base + offset;
2409 return 0;
2410}
2411
2412void mlx4_ib_steer_qp_free(struct mlx4_ib_dev *dev, u32 qpn, int count)
2413{
2414 if (!qpn ||
2415 dev->steering_support != MLX4_STEERING_MODE_DEVICE_MANAGED)
2416 return;
2417
2418 BUG_ON(qpn < dev->steer_qpn_base);
2419
2420 bitmap_release_region(dev->ib_uc_qpns_bitmap,
2421 qpn - dev->steer_qpn_base,
2422 get_count_order(count));
2423}
2424
2425int mlx4_ib_steer_qp_reg(struct mlx4_ib_dev *mdev, struct mlx4_ib_qp *mqp,
2426 int is_attach)
2427{
2428 int err;
2429 size_t flow_size;
2430 struct ib_flow_attr *flow = NULL;
2431 struct ib_flow_spec_ib *ib_spec;
2432
2433 if (is_attach) {
2434 flow_size = sizeof(struct ib_flow_attr) +
2435 sizeof(struct ib_flow_spec_ib);
2436 flow = kzalloc(flow_size, GFP_KERNEL);
2437 if (!flow)
2438 return -ENOMEM;
2439 flow->port = mqp->port;
2440 flow->num_of_specs = 1;
2441 flow->size = flow_size;
2442 ib_spec = (struct ib_flow_spec_ib *)(flow + 1);
2443 ib_spec->type = IB_FLOW_SPEC_IB;
2444 ib_spec->size = sizeof(struct ib_flow_spec_ib);
2445 /* Add an empty rule for IB L2 */
2446 memset(&ib_spec->mask, 0, sizeof(ib_spec->mask));
2447
2448 err = __mlx4_ib_create_flow(&mqp->ibqp, flow,
2449 IB_FLOW_DOMAIN_NIC,
2450 MLX4_FS_REGULAR,
2451 &mqp->reg_id);
2452 } else {
2453 err = __mlx4_ib_destroy_flow(mdev->dev, mqp->reg_id);
2454 }
2455 kfree(flow);
2456 return err;
2457}
2458
225c7b1f
RD		 2459static void mlx4_ib_remove(struct mlx4_dev *dev, void *ibdev_ptr)
2460{
2461 struct mlx4_ib_dev *ibdev = ibdev_ptr;
2462 int p;
2463
4bf9715f
MS		 2464 ibdev->ib_active = false;
2465 flush_workqueue(wq);
2466
fc06573d 2467 mlx4_ib_close_sriov(ibdev);
a6a47771
YP		 2468 mlx4_ib_mad_cleanup(ibdev);
2469 ib_unregister_device(&ibdev->ib_dev);
fa417f7b
EC		 2470 if (ibdev->iboe.nb.notifier_call) {
2471 if (unregister_netdevice_notifier(&ibdev->iboe.nb))
987c8f8f 2472 pr_warn("failure unregistering notifier\n");
fa417f7b
EC		 2473 ibdev->iboe.nb.notifier_call = NULL;
2474 }
c1c98501
MB		 2475
2476 if (ibdev->steering_support == MLX4_STEERING_MODE_DEVICE_MANAGED) {
2477 mlx4_qp_release_range(dev, ibdev->steer_qpn_base,
2478 ibdev->steer_qpn_count);
2479 kfree(ibdev->ib_uc_qpns_bitmap);
2480 }
2481
d487ee77
MS		 2482 if (ibdev->iboe.nb_inet.notifier_call) {
2483 if (unregister_inetaddr_notifier(&ibdev->iboe.nb_inet))
2484 pr_warn("failure unregistering notifier\n");
2485 ibdev->iboe.nb_inet.notifier_call = NULL;
2486 }
27cdef63 2487#if IS_ENABLED(CONFIG_IPV6)
d487ee77
MS		 2488 if (ibdev->iboe.nb_inet6.notifier_call) {
2489 if (unregister_inet6addr_notifier(&ibdev->iboe.nb_inet6))
2490 pr_warn("failure unregistering notifier\n");
2491 ibdev->iboe.nb_inet6.notifier_call = NULL;
2492 }
2493#endif
fb1b5034 2494
fa417f7b 2495 iounmap(ibdev->uar_map);
cfcde11c 2496 for (p = 0; p < ibdev->num_ports; ++p)
4af3ce0d
RD		 2497 if (ibdev->counters[p] != -1)
2498 mlx4_counter_free(ibdev->dev, ibdev->counters[p]);
fa417f7b 2499 mlx4_foreach_port(p, dev, MLX4_PORT_TYPE_IB)
225c7b1f
RD		 2500 mlx4_CLOSE_PORT(dev, p);
2501
e605b743
SP		 2502 mlx4_ib_free_eqs(dev, ibdev);
2503
225c7b1f
RD		 2504 mlx4_uar_free(dev, &ibdev->priv_uar);
2505 mlx4_pd_free(dev, ibdev->priv_pdn);
2506 ib_dealloc_device(&ibdev->ib_dev);
2507}
2508
fc06573d
JM		 2509static void do_slave_init(struct mlx4_ib_dev *ibdev, int slave, int do_init)
2510{
2511 struct mlx4_ib_demux_work **dm = NULL;
2512 struct mlx4_dev *dev = ibdev->dev;
2513 int i;
2514 unsigned long flags;
449fc488
MB		 2515 struct mlx4_active_ports actv_ports;
2516 unsigned int ports;
2517 unsigned int first_port;
fc06573d
JM		 2518
2519 if (!mlx4_is_master(dev))
2520 return;
2521
449fc488
MB		 2522 actv_ports = mlx4_get_active_ports(dev, slave);
2523 ports = bitmap_weight(actv_ports.ports, dev->caps.num_ports);
2524 first_port = find_first_bit(actv_ports.ports, dev->caps.num_ports);
2525
2526 dm = kcalloc(ports, sizeof(*dm), GFP_ATOMIC);
fc06573d
JM		 2527 if (!dm) {
2528 pr_err("failed to allocate memory for tunneling qp update\n");
2529 goto out;
2530 }
2531
449fc488 2532 for (i = 0; i < ports; i++) {
fc06573d
JM		 2533 dm[i] = kmalloc(sizeof (struct mlx4_ib_demux_work), GFP_ATOMIC);
2534 if (!dm[i]) {
2535 pr_err("failed to allocate memory for tunneling qp update work struct\n");
2536 for (i = 0; i < dev->caps.num_ports; i++) {
2537 if (dm[i])
2538 kfree(dm[i]);
2539 }
2540 goto out;
2541 }
2542 }
2543 /* initialize or tear down tunnel QPs for the slave */
449fc488 2544 for (i = 0; i < ports; i++) {
fc06573d 2545 INIT_WORK(&dm[i]->work, mlx4_ib_tunnels_update_work);
449fc488 2546 dm[i]->port = first_port + i + 1;
fc06573d
JM		 2547 dm[i]->slave = slave;
2548 dm[i]->do_init = do_init;
2549 dm[i]->dev = ibdev;
2550 spin_lock_irqsave(&ibdev->sriov.going_down_lock, flags);
2551 if (!ibdev->sriov.is_going_down)
2552 queue_work(ibdev->sriov.demux[i].ud_wq, &dm[i]->work);
2553 spin_unlock_irqrestore(&ibdev->sriov.going_down_lock, flags);
2554 }
2555out:
c89d1271 2556 kfree(dm);
fc06573d
JM		 2557 return;
2558}
2559
a5750090
MS		 2560static void handle_bonded_port_state_event(struct work_struct *work)
2561{
2562 struct ib_event_work *ew =
2563 container_of(work, struct ib_event_work, work);
2564 struct mlx4_ib_dev *ibdev = ew->ib_dev;
2565 enum ib_port_state bonded_port_state = IB_PORT_NOP;
2566 int i;
2567 struct ib_event ibev;
2568
2569 kfree(ew);
2570 spin_lock_bh(&ibdev->iboe.lock);
2571 for (i = 0; i < MLX4_MAX_PORTS; ++i) {
2572 struct net_device *curr_netdev = ibdev->iboe.netdevs[i];
2573
2574 enum ib_port_state curr_port_state =
2575 (netif_running(curr_netdev) &&
2576 netif_carrier_ok(curr_netdev)) ?
2577 IB_PORT_ACTIVE : IB_PORT_DOWN;
2578
2579 bonded_port_state = (bonded_port_state != IB_PORT_ACTIVE) ?
2580 curr_port_state : IB_PORT_ACTIVE;
2581 }
2582 spin_unlock_bh(&ibdev->iboe.lock);
2583
2584 ibev.device = &ibdev->ib_dev;
2585 ibev.element.port_num = 1;
2586 ibev.event = (bonded_port_state == IB_PORT_ACTIVE) ?
2587 IB_EVENT_PORT_ACTIVE : IB_EVENT_PORT_ERR;
2588
2589 ib_dispatch_event(&ibev);
2590}
2591
225c7b1f 2592static void mlx4_ib_event(struct mlx4_dev *dev, void *ibdev_ptr,
00f5ce99 2593 enum mlx4_dev_event event, unsigned long param)
225c7b1f
RD		 2594{
2595 struct ib_event ibev;
7ff93f8b 2596 struct mlx4_ib_dev *ibdev = to_mdev((struct ib_device *) ibdev_ptr);
00f5ce99
JM		 2597 struct mlx4_eqe *eqe = NULL;
2598 struct ib_event_work *ew;
fc06573d 2599 int p = 0;
00f5ce99 2600
a5750090
MS		 2601 if (mlx4_is_bonded(dev) &&
2602 ((event == MLX4_DEV_EVENT_PORT_UP) ||
2603 (event == MLX4_DEV_EVENT_PORT_DOWN))) {
2604 ew = kmalloc(sizeof(*ew), GFP_ATOMIC);
2605 if (!ew)
2606 return;
2607 INIT_WORK(&ew->work, handle_bonded_port_state_event);
2608 ew->ib_dev = ibdev;
2609 queue_work(wq, &ew->work);
2610 return;
2611 }
2612
00f5ce99
JM		 2613 if (event == MLX4_DEV_EVENT_PORT_MGMT_CHANGE)
2614 eqe = (struct mlx4_eqe *)param;
2615 else
fc06573d 2616 p = (int) param;
225c7b1f
RD		 2617
2618 switch (event) {
37608eea 2619 case MLX4_DEV_EVENT_PORT_UP:
fc06573d
JM		 2620 if (p > ibdev->num_ports)
2621 return;
a0c64a17
JM		 2622 if (mlx4_is_master(dev) &&
2623 rdma_port_get_link_layer(&ibdev->ib_dev, p) ==
2624 IB_LINK_LAYER_INFINIBAND) {
2625 mlx4_ib_invalidate_all_guid_record(ibdev, p);
2626 }
37608eea 2627 ibev.event = IB_EVENT_PORT_ACTIVE;
225c7b1f
RD		 2628 break;
2629
37608eea 2630 case MLX4_DEV_EVENT_PORT_DOWN:
fc06573d
JM		 2631 if (p > ibdev->num_ports)
2632 return;
37608eea
RD		 2633 ibev.event = IB_EVENT_PORT_ERR;
2634 break;
2635
2636 case MLX4_DEV_EVENT_CATASTROPHIC_ERROR:
3b4a8cd5 2637 ibdev->ib_active = false;
225c7b1f
RD		 2638 ibev.event = IB_EVENT_DEVICE_FATAL;
2639 break;
2640
00f5ce99
JM		 2641 case MLX4_DEV_EVENT_PORT_MGMT_CHANGE:
2642 ew = kmalloc(sizeof *ew, GFP_ATOMIC);
2643 if (!ew) {
2644 pr_err("failed to allocate memory for events work\n");
2645 break;
2646 }
2647
2648 INIT_WORK(&ew->work, handle_port_mgmt_change_event);
2649 memcpy(&ew->ib_eqe, eqe, sizeof *eqe);
2650 ew->ib_dev = ibdev;
992e8e6e
JM		 2651 /* need to queue only for port owner, which uses GEN_EQE */
2652 if (mlx4_is_master(dev))
2653 queue_work(wq, &ew->work);
2654 else
2655 handle_port_mgmt_change_event(&ew->work);
00f5ce99
JM		 2656 return;
2657
fc06573d
JM		 2658 case MLX4_DEV_EVENT_SLAVE_INIT:
2659 /* here, p is the slave id */
2660 do_slave_init(ibdev, p, 1);
2661 return;
2662
2663 case MLX4_DEV_EVENT_SLAVE_SHUTDOWN:
2664 /* here, p is the slave id */
2665 do_slave_init(ibdev, p, 0);
2666 return;
2667
225c7b1f
RD		 2668 default:
2669 return;
2670 }
2671
2672 ibev.device = ibdev_ptr;
a5750090 2673 ibev.element.port_num = mlx4_is_bonded(ibdev->dev) ? 1 : (u8)p;
225c7b1f
RD		 2674
2675 ib_dispatch_event(&ibev);
2676}
2677
2678static struct mlx4_interface mlx4_ib_interface = {
fa417f7b
EC		 2679 .add = mlx4_ib_add,
2680 .remove = mlx4_ib_remove,
2681 .event = mlx4_ib_event,
a5750090
MS		 2682 .protocol = MLX4_PROT_IB_IPV6,
2683 .flags = MLX4_INTFF_BONDING
225c7b1f
RD		 2684};
2685
2686static int __init mlx4_ib_init(void)
2687{
fa417f7b
EC		 2688 int err;
2689
2690 wq = create_singlethread_workqueue("mlx4_ib");
2691 if (!wq)
2692 return -ENOMEM;
2693
b9c5d6a6
OD		 2694 err = mlx4_ib_mcg_init();
2695 if (err)
2696 goto clean_wq;
2697
fa417f7b 2698 err = mlx4_register_interface(&mlx4_ib_interface);
b9c5d6a6
OD		 2699 if (err)
2700 goto clean_mcg;
fa417f7b
EC		 2701
2702 return 0;
b9c5d6a6
OD		 2703
2704clean_mcg:
2705 mlx4_ib_mcg_destroy();
2706
2707clean_wq:
2708 destroy_workqueue(wq);
2709 return err;
225c7b1f
RD		 2710}
2711
2712static void __exit mlx4_ib_cleanup(void)
2713{
2714 mlx4_unregister_interface(&mlx4_ib_interface);
b9c5d6a6 2715 mlx4_ib_mcg_destroy();
fa417f7b 2716 destroy_workqueue(wq);
225c7b1f
RD		 2717}
2718
2719module_init(mlx4_ib_init);
2720module_exit(mlx4_ib_cleanup);
Linux kernel - Deliverables
This page took 1.058453 seconds and 5 git commands to generate.