IB/mlx4: Add support for XRC SRQs
[deliverable/linux.git] / drivers / infiniband / hw / mlx4 / mlx4_ib.h
CommitLineData
225c7b1f
RD
1/*
2 * Copyright (c) 2006, 2007 Cisco Systems. All rights reserved.
51a379d0 3 * Copyright (c) 2007, 2008 Mellanox Technologies. All rights reserved.
225c7b1f
RD
4 *
5 * This software is available to you under a choice of one of two
6 * licenses. You may choose to be licensed under the terms of the GNU
7 * General Public License (GPL) Version 2, available from the file
8 * COPYING in the main directory of this source tree, or the
9 * OpenIB.org BSD license below:
10 *
11 * Redistribution and use in source and binary forms, with or
12 * without modification, are permitted provided that the following
13 * conditions are met:
14 *
15 * - Redistributions of source code must retain the above
16 * copyright notice, this list of conditions and the following
17 * disclaimer.
18 *
19 * - Redistributions in binary form must reproduce the above
20 * copyright notice, this list of conditions and the following
21 * disclaimer in the documentation and/or other materials
22 * provided with the distribution.
23 *
24 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
25 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
26 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
27 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
28 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
29 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
30 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
31 * SOFTWARE.
32 */
33
34#ifndef MLX4_IB_H
35#define MLX4_IB_H
36
37#include <linux/compiler.h>
38#include <linux/list.h>
63019d93 39#include <linux/mutex.h>
225c7b1f
RD
40
41#include <rdma/ib_verbs.h>
42#include <rdma/ib_umem.h>
43
44#include <linux/mlx4/device.h>
45#include <linux/mlx4/doorbell.h>
46
225c7b1f
RD
47struct mlx4_ib_ucontext {
48 struct ib_ucontext ibucontext;
49 struct mlx4_uar uar;
50 struct list_head db_page_list;
51 struct mutex db_page_mutex;
52};
53
54struct mlx4_ib_pd {
55 struct ib_pd ibpd;
56 u32 pdn;
57};
58
012a8ff5
SH
59struct mlx4_ib_xrcd {
60 struct ib_xrcd ibxrcd;
61 u32 xrcdn;
62 struct ib_pd *pd;
63 struct ib_cq *cq;
64};
65
225c7b1f
RD
66struct mlx4_ib_cq_buf {
67 struct mlx4_buf buf;
68 struct mlx4_mtt mtt;
69};
70
bbf8eed1
VS
71struct mlx4_ib_cq_resize {
72 struct mlx4_ib_cq_buf buf;
73 int cqe;
74};
75
225c7b1f
RD
76struct mlx4_ib_cq {
77 struct ib_cq ibcq;
78 struct mlx4_cq mcq;
79 struct mlx4_ib_cq_buf buf;
bbf8eed1 80 struct mlx4_ib_cq_resize *resize_buf;
6296883c 81 struct mlx4_db db;
225c7b1f 82 spinlock_t lock;
bbf8eed1 83 struct mutex resize_mutex;
225c7b1f 84 struct ib_umem *umem;
bbf8eed1 85 struct ib_umem *resize_umem;
225c7b1f
RD
86};
87
88struct mlx4_ib_mr {
89 struct ib_mr ibmr;
90 struct mlx4_mr mmr;
91 struct ib_umem *umem;
92};
93
95d04f07
RD
94struct mlx4_ib_fast_reg_page_list {
95 struct ib_fast_reg_page_list ibfrpl;
2b6b7d4b 96 __be64 *mapped_page_list;
95d04f07
RD
97 dma_addr_t map;
98};
99
8ad11fb6
JM
100struct mlx4_ib_fmr {
101 struct ib_fmr ibfmr;
102 struct mlx4_fmr mfmr;
103};
104
225c7b1f
RD
105struct mlx4_ib_wq {
106 u64 *wrid;
107 spinlock_t lock;
0e6e7416
RD
108 int wqe_cnt;
109 int max_post;
225c7b1f
RD
110 int max_gs;
111 int offset;
112 int wqe_shift;
113 unsigned head;
114 unsigned tail;
115};
116
b832be1e 117enum mlx4_ib_qp_flags {
521e575b
RL
118 MLX4_IB_QP_LSO = 1 << 0,
119 MLX4_IB_QP_BLOCK_MULTICAST_LOOPBACK = 1 << 1,
b832be1e
EC
120};
121
fa417f7b
EC
122struct mlx4_ib_gid_entry {
123 struct list_head list;
124 union ib_gid gid;
125 int added;
126 u8 port;
127};
128
225c7b1f
RD
129struct mlx4_ib_qp {
130 struct ib_qp ibqp;
131 struct mlx4_qp mqp;
132 struct mlx4_buf buf;
133
6296883c 134 struct mlx4_db db;
225c7b1f
RD
135 struct mlx4_ib_wq rq;
136
137 u32 doorbell_qpn;
138 __be32 sq_signal_bits;
ea54b10c
JM
139 unsigned sq_next_wqe;
140 int sq_max_wqes_per_wr;
0e6e7416 141 int sq_spare_wqes;
225c7b1f
RD
142 struct mlx4_ib_wq sq;
143
144 struct ib_umem *umem;
145 struct mlx4_mtt mtt;
146 int buf_size;
147 struct mutex mutex;
b832be1e 148 u32 flags;
225c7b1f
RD
149 u8 port;
150 u8 alt_port;
151 u8 atomic_rd_en;
152 u8 resp_depth;
0e6e7416 153 u8 sq_no_prefetch;
225c7b1f 154 u8 state;
fa417f7b
EC
155 int mlx_type;
156 struct list_head gid_list;
225c7b1f
RD
157};
158
159struct mlx4_ib_srq {
160 struct ib_srq ibsrq;
161 struct mlx4_srq msrq;
162 struct mlx4_buf buf;
6296883c 163 struct mlx4_db db;
225c7b1f
RD
164 u64 *wrid;
165 spinlock_t lock;
166 int head;
167 int tail;
168 u16 wqe_ctr;
169 struct ib_umem *umem;
170 struct mlx4_mtt mtt;
171 struct mutex mutex;
172};
173
174struct mlx4_ib_ah {
175 struct ib_ah ibah;
fa417f7b
EC
176 union mlx4_ext_av av;
177};
178
179struct mlx4_ib_iboe {
180 spinlock_t lock;
181 struct net_device *netdevs[MLX4_MAX_PORTS];
182 struct notifier_block nb;
183 union ib_gid gid_table[MLX4_MAX_PORTS][128];
225c7b1f
RD
184};
185
186struct mlx4_ib_dev {
187 struct ib_device ib_dev;
188 struct mlx4_dev *dev;
7ff93f8b 189 int num_ports;
225c7b1f
RD
190 void __iomem *uar_map;
191
225c7b1f
RD
192 struct mlx4_uar priv_uar;
193 u32 priv_pdn;
194 MLX4_DECLARE_DOORBELL_LOCK(uar_lock);
195
196 struct ib_mad_agent *send_agent[MLX4_MAX_PORTS][2];
197 struct ib_ah *sm_ah[MLX4_MAX_PORTS];
198 spinlock_t sm_lock;
199
200 struct mutex cap_mask_mutex;
3b4a8cd5 201 bool ib_active;
fa417f7b 202 struct mlx4_ib_iboe iboe;
cfcde11c 203 int counters[MLX4_MAX_PORTS];
225c7b1f
RD
204};
205
206static inline struct mlx4_ib_dev *to_mdev(struct ib_device *ibdev)
207{
208 return container_of(ibdev, struct mlx4_ib_dev, ib_dev);
209}
210
211static inline struct mlx4_ib_ucontext *to_mucontext(struct ib_ucontext *ibucontext)
212{
213 return container_of(ibucontext, struct mlx4_ib_ucontext, ibucontext);
214}
215
216static inline struct mlx4_ib_pd *to_mpd(struct ib_pd *ibpd)
217{
218 return container_of(ibpd, struct mlx4_ib_pd, ibpd);
219}
220
012a8ff5
SH
221static inline struct mlx4_ib_xrcd *to_mxrcd(struct ib_xrcd *ibxrcd)
222{
223 return container_of(ibxrcd, struct mlx4_ib_xrcd, ibxrcd);
224}
225
225c7b1f
RD
226static inline struct mlx4_ib_cq *to_mcq(struct ib_cq *ibcq)
227{
228 return container_of(ibcq, struct mlx4_ib_cq, ibcq);
229}
230
231static inline struct mlx4_ib_cq *to_mibcq(struct mlx4_cq *mcq)
232{
233 return container_of(mcq, struct mlx4_ib_cq, mcq);
234}
235
236static inline struct mlx4_ib_mr *to_mmr(struct ib_mr *ibmr)
237{
238 return container_of(ibmr, struct mlx4_ib_mr, ibmr);
239}
240
95d04f07
RD
241static inline struct mlx4_ib_fast_reg_page_list *to_mfrpl(struct ib_fast_reg_page_list *ibfrpl)
242{
243 return container_of(ibfrpl, struct mlx4_ib_fast_reg_page_list, ibfrpl);
244}
245
8ad11fb6
JM
246static inline struct mlx4_ib_fmr *to_mfmr(struct ib_fmr *ibfmr)
247{
248 return container_of(ibfmr, struct mlx4_ib_fmr, ibfmr);
249}
225c7b1f
RD
250static inline struct mlx4_ib_qp *to_mqp(struct ib_qp *ibqp)
251{
252 return container_of(ibqp, struct mlx4_ib_qp, ibqp);
253}
254
255static inline struct mlx4_ib_qp *to_mibqp(struct mlx4_qp *mqp)
256{
257 return container_of(mqp, struct mlx4_ib_qp, mqp);
258}
259
260static inline struct mlx4_ib_srq *to_msrq(struct ib_srq *ibsrq)
261{
262 return container_of(ibsrq, struct mlx4_ib_srq, ibsrq);
263}
264
265static inline struct mlx4_ib_srq *to_mibsrq(struct mlx4_srq *msrq)
266{
267 return container_of(msrq, struct mlx4_ib_srq, msrq);
268}
269
270static inline struct mlx4_ib_ah *to_mah(struct ib_ah *ibah)
271{
272 return container_of(ibah, struct mlx4_ib_ah, ibah);
273}
274
225c7b1f 275int mlx4_ib_db_map_user(struct mlx4_ib_ucontext *context, unsigned long virt,
6296883c
YP
276 struct mlx4_db *db);
277void mlx4_ib_db_unmap_user(struct mlx4_ib_ucontext *context, struct mlx4_db *db);
225c7b1f
RD
278
279struct ib_mr *mlx4_ib_get_dma_mr(struct ib_pd *pd, int acc);
280int mlx4_ib_umem_write_mtt(struct mlx4_ib_dev *dev, struct mlx4_mtt *mtt,
281 struct ib_umem *umem);
282struct ib_mr *mlx4_ib_reg_user_mr(struct ib_pd *pd, u64 start, u64 length,
283 u64 virt_addr, int access_flags,
284 struct ib_udata *udata);
285int mlx4_ib_dereg_mr(struct ib_mr *mr);
95d04f07
RD
286struct ib_mr *mlx4_ib_alloc_fast_reg_mr(struct ib_pd *pd,
287 int max_page_list_len);
288struct ib_fast_reg_page_list *mlx4_ib_alloc_fast_reg_page_list(struct ib_device *ibdev,
289 int page_list_len);
290void mlx4_ib_free_fast_reg_page_list(struct ib_fast_reg_page_list *page_list);
225c7b1f 291
3fdcb97f 292int mlx4_ib_modify_cq(struct ib_cq *cq, u16 cq_count, u16 cq_period);
bbf8eed1 293int mlx4_ib_resize_cq(struct ib_cq *ibcq, int entries, struct ib_udata *udata);
225c7b1f
RD
294struct ib_cq *mlx4_ib_create_cq(struct ib_device *ibdev, int entries, int vector,
295 struct ib_ucontext *context,
296 struct ib_udata *udata);
297int mlx4_ib_destroy_cq(struct ib_cq *cq);
298int mlx4_ib_poll_cq(struct ib_cq *ibcq, int num_entries, struct ib_wc *wc);
299int mlx4_ib_arm_cq(struct ib_cq *cq, enum ib_cq_notify_flags flags);
300void __mlx4_ib_cq_clean(struct mlx4_ib_cq *cq, u32 qpn, struct mlx4_ib_srq *srq);
301void mlx4_ib_cq_clean(struct mlx4_ib_cq *cq, u32 qpn, struct mlx4_ib_srq *srq);
302
303struct ib_ah *mlx4_ib_create_ah(struct ib_pd *pd, struct ib_ah_attr *ah_attr);
304int mlx4_ib_query_ah(struct ib_ah *ibah, struct ib_ah_attr *ah_attr);
305int mlx4_ib_destroy_ah(struct ib_ah *ah);
306
307struct ib_srq *mlx4_ib_create_srq(struct ib_pd *pd,
308 struct ib_srq_init_attr *init_attr,
309 struct ib_udata *udata);
310int mlx4_ib_modify_srq(struct ib_srq *ibsrq, struct ib_srq_attr *attr,
311 enum ib_srq_attr_mask attr_mask, struct ib_udata *udata);
65541cb7 312int mlx4_ib_query_srq(struct ib_srq *srq, struct ib_srq_attr *srq_attr);
225c7b1f
RD
313int mlx4_ib_destroy_srq(struct ib_srq *srq);
314void mlx4_ib_free_srq_wqe(struct mlx4_ib_srq *srq, int wqe_index);
315int mlx4_ib_post_srq_recv(struct ib_srq *ibsrq, struct ib_recv_wr *wr,
316 struct ib_recv_wr **bad_wr);
317
318struct ib_qp *mlx4_ib_create_qp(struct ib_pd *pd,
319 struct ib_qp_init_attr *init_attr,
320 struct ib_udata *udata);
321int mlx4_ib_destroy_qp(struct ib_qp *qp);
322int mlx4_ib_modify_qp(struct ib_qp *ibqp, struct ib_qp_attr *attr,
323 int attr_mask, struct ib_udata *udata);
6a775e2b
JM
324int mlx4_ib_query_qp(struct ib_qp *ibqp, struct ib_qp_attr *qp_attr, int qp_attr_mask,
325 struct ib_qp_init_attr *qp_init_attr);
225c7b1f
RD
326int mlx4_ib_post_send(struct ib_qp *ibqp, struct ib_send_wr *wr,
327 struct ib_send_wr **bad_wr);
328int mlx4_ib_post_recv(struct ib_qp *ibqp, struct ib_recv_wr *wr,
329 struct ib_recv_wr **bad_wr);
330
331int mlx4_MAD_IFC(struct mlx4_ib_dev *dev, int ignore_mkey, int ignore_bkey,
332 int port, struct ib_wc *in_wc, struct ib_grh *in_grh,
333 void *in_mad, void *response_mad);
334int mlx4_ib_process_mad(struct ib_device *ibdev, int mad_flags, u8 port_num,
335 struct ib_wc *in_wc, struct ib_grh *in_grh,
336 struct ib_mad *in_mad, struct ib_mad *out_mad);
337int mlx4_ib_mad_init(struct mlx4_ib_dev *dev);
338void mlx4_ib_mad_cleanup(struct mlx4_ib_dev *dev);
339
8ad11fb6
JM
340struct ib_fmr *mlx4_ib_fmr_alloc(struct ib_pd *pd, int mr_access_flags,
341 struct ib_fmr_attr *fmr_attr);
342int mlx4_ib_map_phys_fmr(struct ib_fmr *ibfmr, u64 *page_list, int npages,
343 u64 iova);
344int mlx4_ib_unmap_fmr(struct list_head *fmr_list);
345int mlx4_ib_fmr_dealloc(struct ib_fmr *fmr);
346
fa417f7b
EC
347int mlx4_ib_resolve_grh(struct mlx4_ib_dev *dev, const struct ib_ah_attr *ah_attr,
348 u8 *mac, int *is_mcast, u8 port);
349
225c7b1f
RD
350static inline int mlx4_ib_ah_grh_present(struct mlx4_ib_ah *ah)
351{
fa417f7b
EC
352 u8 port = be32_to_cpu(ah->av.ib.port_pd) >> 24 & 3;
353
354 if (rdma_port_get_link_layer(ah->ibah.device, port) == IB_LINK_LAYER_ETHERNET)
355 return 1;
356
357 return !!(ah->av.ib.g_slid & 0x80);
225c7b1f
RD
358}
359
fa417f7b
EC
360int mlx4_ib_add_mc(struct mlx4_ib_dev *mdev, struct mlx4_ib_qp *mqp,
361 union ib_gid *gid);
362
225c7b1f 363#endif /* MLX4_IB_H */
This page took 0.45655 seconds and 5 git commands to generate.