IB/mlx4: Always use the correct port for mirrored multicast attachments
[deliverable/linux.git] / drivers / infiniband / hw / mlx4 / mlx4_ib.h
CommitLineData
225c7b1f
RD
1/*
2 * Copyright (c) 2006, 2007 Cisco Systems. All rights reserved.
51a379d0 3 * Copyright (c) 2007, 2008 Mellanox Technologies. All rights reserved.
225c7b1f
RD
4 *
5 * This software is available to you under a choice of one of two
6 * licenses. You may choose to be licensed under the terms of the GNU
7 * General Public License (GPL) Version 2, available from the file
8 * COPYING in the main directory of this source tree, or the
9 * OpenIB.org BSD license below:
10 *
11 * Redistribution and use in source and binary forms, with or
12 * without modification, are permitted provided that the following
13 * conditions are met:
14 *
15 * - Redistributions of source code must retain the above
16 * copyright notice, this list of conditions and the following
17 * disclaimer.
18 *
19 * - Redistributions in binary form must reproduce the above
20 * copyright notice, this list of conditions and the following
21 * disclaimer in the documentation and/or other materials
22 * provided with the distribution.
23 *
24 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
25 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
26 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
27 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
28 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
29 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
30 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
31 * SOFTWARE.
32 */
33
34#ifndef MLX4_IB_H
35#define MLX4_IB_H
36
37#include <linux/compiler.h>
38#include <linux/list.h>
63019d93 39#include <linux/mutex.h>
b9c5d6a6 40#include <linux/idr.h>
225c7b1f
RD
41
42#include <rdma/ib_verbs.h>
43#include <rdma/ib_umem.h>
b9c5d6a6 44#include <rdma/ib_mad.h>
a0c64a17 45#include <rdma/ib_sa.h>
225c7b1f
RD
46
47#include <linux/mlx4/device.h>
48#include <linux/mlx4/doorbell.h>
49
b1d8eb5a
JM
50#define MLX4_IB_DRV_NAME "mlx4_ib"
51
52#ifdef pr_fmt
53#undef pr_fmt
54#endif
55#define pr_fmt(fmt) "<" MLX4_IB_DRV_NAME "> %s: " fmt, __func__
56
57#define mlx4_ib_warn(ibdev, format, arg...) \
58 dev_warn((ibdev)->dma_device, MLX4_IB_DRV_NAME ": " format, ## arg)
59
fc2d0044
SG
60enum {
61 MLX4_IB_SQ_MIN_WQE_SHIFT = 6,
62 MLX4_IB_MAX_HEADROOM = 2048
63};
64
65#define MLX4_IB_SQ_HEADROOM(shift) ((MLX4_IB_MAX_HEADROOM >> (shift)) + 1)
66#define MLX4_IB_SQ_MAX_SPARE (MLX4_IB_SQ_HEADROOM(MLX4_IB_SQ_MIN_WQE_SHIFT))
67
a0c64a17
JM
68/*module param to indicate if SM assigns the alias_GUID*/
69extern int mlx4_ib_sm_guid_assign;
70
c1c98501
MB
71#define MLX4_IB_UC_STEER_QPN_ALIGN 1
72#define MLX4_IB_UC_MAX_NUM_QPS 256
225c7b1f
RD
73struct mlx4_ib_ucontext {
74 struct ib_ucontext ibucontext;
75 struct mlx4_uar uar;
76 struct list_head db_page_list;
77 struct mutex db_page_mutex;
78};
79
80struct mlx4_ib_pd {
81 struct ib_pd ibpd;
82 u32 pdn;
83};
84
012a8ff5
SH
85struct mlx4_ib_xrcd {
86 struct ib_xrcd ibxrcd;
87 u32 xrcdn;
88 struct ib_pd *pd;
89 struct ib_cq *cq;
90};
91
225c7b1f
RD
92struct mlx4_ib_cq_buf {
93 struct mlx4_buf buf;
94 struct mlx4_mtt mtt;
08ff3235 95 int entry_size;
225c7b1f
RD
96};
97
bbf8eed1
VS
98struct mlx4_ib_cq_resize {
99 struct mlx4_ib_cq_buf buf;
100 int cqe;
101};
102
225c7b1f
RD
103struct mlx4_ib_cq {
104 struct ib_cq ibcq;
105 struct mlx4_cq mcq;
106 struct mlx4_ib_cq_buf buf;
bbf8eed1 107 struct mlx4_ib_cq_resize *resize_buf;
6296883c 108 struct mlx4_db db;
225c7b1f 109 spinlock_t lock;
bbf8eed1 110 struct mutex resize_mutex;
225c7b1f 111 struct ib_umem *umem;
bbf8eed1 112 struct ib_umem *resize_umem;
225c7b1f
RD
113};
114
115struct mlx4_ib_mr {
116 struct ib_mr ibmr;
117 struct mlx4_mr mmr;
118 struct ib_umem *umem;
119};
120
804d6a89
SM
121struct mlx4_ib_mw {
122 struct ib_mw ibmw;
123 struct mlx4_mw mmw;
124};
125
95d04f07
RD
126struct mlx4_ib_fast_reg_page_list {
127 struct ib_fast_reg_page_list ibfrpl;
2b6b7d4b 128 __be64 *mapped_page_list;
95d04f07
RD
129 dma_addr_t map;
130};
131
8ad11fb6
JM
132struct mlx4_ib_fmr {
133 struct ib_fmr ibfmr;
134 struct mlx4_fmr mfmr;
135};
136
146d6e19
MS
137#define MAX_REGS_PER_FLOW 2
138
139struct mlx4_flow_reg_id {
140 u64 id;
141 u64 mirror;
142};
143
f77c0162
HHZ
144struct mlx4_ib_flow {
145 struct ib_flow ibflow;
146 /* translating DMFS verbs sniffer rule to FW API requires two reg IDs */
146d6e19 147 struct mlx4_flow_reg_id reg_id[MAX_REGS_PER_FLOW];
f77c0162
HHZ
148};
149
225c7b1f
RD
150struct mlx4_ib_wq {
151 u64 *wrid;
152 spinlock_t lock;
0e6e7416
RD
153 int wqe_cnt;
154 int max_post;
225c7b1f
RD
155 int max_gs;
156 int offset;
157 int wqe_shift;
158 unsigned head;
159 unsigned tail;
160};
161
b832be1e 162enum mlx4_ib_qp_flags {
1ffeb2eb
JM
163 MLX4_IB_QP_LSO = IB_QP_CREATE_IPOIB_UD_LSO,
164 MLX4_IB_QP_BLOCK_MULTICAST_LOOPBACK = IB_QP_CREATE_BLOCK_MULTICAST_LOOPBACK,
c1c98501 165 MLX4_IB_QP_NETIF = IB_QP_CREATE_NETIF_QP,
40f2287b 166 MLX4_IB_QP_CREATE_USE_GFP_NOIO = IB_QP_CREATE_USE_GFP_NOIO,
1ffeb2eb
JM
167 MLX4_IB_SRIOV_TUNNEL_QP = 1 << 30,
168 MLX4_IB_SRIOV_SQP = 1 << 31,
b832be1e
EC
169};
170
fa417f7b
EC
171struct mlx4_ib_gid_entry {
172 struct list_head list;
173 union ib_gid gid;
174 int added;
175 u8 port;
176};
177
1ffeb2eb
JM
178enum mlx4_ib_qp_type {
179 /*
180 * IB_QPT_SMI and IB_QPT_GSI have to be the first two entries
181 * here (and in that order) since the MAD layer uses them as
182 * indices into a 2-entry table.
183 */
184 MLX4_IB_QPT_SMI = IB_QPT_SMI,
185 MLX4_IB_QPT_GSI = IB_QPT_GSI,
186
187 MLX4_IB_QPT_RC = IB_QPT_RC,
188 MLX4_IB_QPT_UC = IB_QPT_UC,
189 MLX4_IB_QPT_UD = IB_QPT_UD,
190 MLX4_IB_QPT_RAW_IPV6 = IB_QPT_RAW_IPV6,
191 MLX4_IB_QPT_RAW_ETHERTYPE = IB_QPT_RAW_ETHERTYPE,
192 MLX4_IB_QPT_RAW_PACKET = IB_QPT_RAW_PACKET,
193 MLX4_IB_QPT_XRC_INI = IB_QPT_XRC_INI,
194 MLX4_IB_QPT_XRC_TGT = IB_QPT_XRC_TGT,
195
196 MLX4_IB_QPT_PROXY_SMI_OWNER = 1 << 16,
197 MLX4_IB_QPT_PROXY_SMI = 1 << 17,
198 MLX4_IB_QPT_PROXY_GSI = 1 << 18,
199 MLX4_IB_QPT_TUN_SMI_OWNER = 1 << 19,
200 MLX4_IB_QPT_TUN_SMI = 1 << 20,
201 MLX4_IB_QPT_TUN_GSI = 1 << 21,
202};
203
204#define MLX4_IB_QPT_ANY_SRIOV (MLX4_IB_QPT_PROXY_SMI_OWNER | \
205 MLX4_IB_QPT_PROXY_SMI | MLX4_IB_QPT_PROXY_GSI | MLX4_IB_QPT_TUN_SMI_OWNER | \
206 MLX4_IB_QPT_TUN_SMI | MLX4_IB_QPT_TUN_GSI)
207
0a9a0188
JM
208enum mlx4_ib_mad_ifc_flags {
209 MLX4_MAD_IFC_IGNORE_MKEY = 1,
210 MLX4_MAD_IFC_IGNORE_BKEY = 2,
211 MLX4_MAD_IFC_IGNORE_KEYS = (MLX4_MAD_IFC_IGNORE_MKEY |
212 MLX4_MAD_IFC_IGNORE_BKEY),
213 MLX4_MAD_IFC_NET_VIEW = 4,
214};
215
fc06573d
JM
216enum {
217 MLX4_NUM_TUNNEL_BUFS = 256,
218};
219
1ffeb2eb
JM
220struct mlx4_ib_tunnel_header {
221 struct mlx4_av av;
222 __be32 remote_qpn;
223 __be32 qkey;
224 __be16 vlan;
225 u8 mac[6];
226 __be16 pkey_index;
227 u8 reserved[6];
228};
229
230struct mlx4_ib_buf {
231 void *addr;
232 dma_addr_t map;
233};
234
235struct mlx4_rcv_tunnel_hdr {
236 __be32 flags_src_qp; /* flags[6:5] is defined for VLANs:
237 * 0x0 - no vlan was in the packet
238 * 0x01 - C-VLAN was in the packet */
239 u8 g_ml_path; /* gid bit stands for ipv6/4 header in RoCE */
240 u8 reserved;
241 __be16 pkey_index;
242 __be16 sl_vid;
243 __be16 slid_mac_47_32;
244 __be32 mac_31_0;
245};
246
247struct mlx4_ib_proxy_sqp_hdr {
248 struct ib_grh grh;
249 struct mlx4_rcv_tunnel_hdr tun;
250} __packed;
251
2f5bb473
JM
252struct mlx4_roce_smac_vlan_info {
253 u64 smac;
254 int smac_index;
255 int smac_port;
256 u64 candidate_smac;
257 int candidate_smac_index;
258 int candidate_smac_port;
259 u16 vid;
260 int vlan_index;
261 int vlan_port;
262 u16 candidate_vid;
263 int candidate_vlan_index;
264 int candidate_vlan_port;
265 int update_vid;
266};
267
225c7b1f
RD
268struct mlx4_ib_qp {
269 struct ib_qp ibqp;
270 struct mlx4_qp mqp;
271 struct mlx4_buf buf;
272
6296883c 273 struct mlx4_db db;
225c7b1f
RD
274 struct mlx4_ib_wq rq;
275
276 u32 doorbell_qpn;
277 __be32 sq_signal_bits;
ea54b10c
JM
278 unsigned sq_next_wqe;
279 int sq_max_wqes_per_wr;
0e6e7416 280 int sq_spare_wqes;
225c7b1f
RD
281 struct mlx4_ib_wq sq;
282
1ffeb2eb 283 enum mlx4_ib_qp_type mlx4_ib_qp_type;
225c7b1f
RD
284 struct ib_umem *umem;
285 struct mlx4_mtt mtt;
286 int buf_size;
287 struct mutex mutex;
0a1405da 288 u16 xrcdn;
b832be1e 289 u32 flags;
225c7b1f
RD
290 u8 port;
291 u8 alt_port;
292 u8 atomic_rd_en;
293 u8 resp_depth;
0e6e7416 294 u8 sq_no_prefetch;
225c7b1f 295 u8 state;
fa417f7b
EC
296 int mlx_type;
297 struct list_head gid_list;
0ff1fb65 298 struct list_head steering_rules;
1ffeb2eb 299 struct mlx4_ib_buf *sqp_proxy_rcv;
2f5bb473
JM
300 struct mlx4_roce_smac_vlan_info pri;
301 struct mlx4_roce_smac_vlan_info alt;
c1c98501 302 u64 reg_id;
225c7b1f
RD
303};
304
305struct mlx4_ib_srq {
306 struct ib_srq ibsrq;
307 struct mlx4_srq msrq;
308 struct mlx4_buf buf;
6296883c 309 struct mlx4_db db;
225c7b1f
RD
310 u64 *wrid;
311 spinlock_t lock;
312 int head;
313 int tail;
314 u16 wqe_ctr;
315 struct ib_umem *umem;
316 struct mlx4_mtt mtt;
317 struct mutex mutex;
318};
319
320struct mlx4_ib_ah {
321 struct ib_ah ibah;
fa417f7b
EC
322 union mlx4_ext_av av;
323};
324
a0c64a17
JM
325/****************************************/
326/* alias guid support */
327/****************************************/
328#define NUM_PORT_ALIAS_GUID 2
329#define NUM_ALIAS_GUID_IN_REC 8
330#define NUM_ALIAS_GUID_REC_IN_PORT 16
331#define GUID_REC_SIZE 8
332#define NUM_ALIAS_GUID_PER_PORT 128
333#define MLX4_NOT_SET_GUID (0x00LL)
334#define MLX4_GUID_FOR_DELETE_VAL (~(0x00LL))
335
336enum mlx4_guid_alias_rec_status {
337 MLX4_GUID_INFO_STATUS_IDLE,
338 MLX4_GUID_INFO_STATUS_SET,
339 MLX4_GUID_INFO_STATUS_PENDING,
340};
341
342enum mlx4_guid_alias_rec_ownership {
343 MLX4_GUID_DRIVER_ASSIGN,
344 MLX4_GUID_SYSADMIN_ASSIGN,
345 MLX4_GUID_NONE_ASSIGN, /*init state of each record*/
346};
347
348enum mlx4_guid_alias_rec_method {
349 MLX4_GUID_INFO_RECORD_SET = IB_MGMT_METHOD_SET,
350 MLX4_GUID_INFO_RECORD_DELETE = IB_SA_METHOD_DELETE,
351};
352
353struct mlx4_sriov_alias_guid_info_rec_det {
354 u8 all_recs[GUID_REC_SIZE * NUM_ALIAS_GUID_IN_REC];
355 ib_sa_comp_mask guid_indexes; /*indicates what from the 8 records are valid*/
356 enum mlx4_guid_alias_rec_status status; /*indicates the administraively status of the record.*/
357 u8 method; /*set or delete*/
358 enum mlx4_guid_alias_rec_ownership ownership; /*indicates who assign that alias_guid record*/
359};
360
361struct mlx4_sriov_alias_guid_port_rec_det {
362 struct mlx4_sriov_alias_guid_info_rec_det all_rec_per_port[NUM_ALIAS_GUID_REC_IN_PORT];
363 struct workqueue_struct *wq;
364 struct delayed_work alias_guid_work;
365 u8 port;
366 struct mlx4_sriov_alias_guid *parent;
367 struct list_head cb_list;
368};
369
370struct mlx4_sriov_alias_guid {
371 struct mlx4_sriov_alias_guid_port_rec_det ports_guid[MLX4_MAX_PORTS];
372 spinlock_t ag_work_lock;
373 struct ib_sa_client *sa_client;
374};
375
fc06573d
JM
376struct mlx4_ib_demux_work {
377 struct work_struct work;
378 struct mlx4_ib_dev *dev;
379 int slave;
380 int do_init;
381 u8 port;
382
383};
384
1ffeb2eb
JM
385struct mlx4_ib_tun_tx_buf {
386 struct mlx4_ib_buf buf;
387 struct ib_ah *ah;
388};
389
390struct mlx4_ib_demux_pv_qp {
391 struct ib_qp *qp;
392 enum ib_qp_type proxy_qpt;
393 struct mlx4_ib_buf *ring;
394 struct mlx4_ib_tun_tx_buf *tx_ring;
395 spinlock_t tx_lock;
396 unsigned tx_ix_head;
397 unsigned tx_ix_tail;
398};
399
fc06573d
JM
400enum mlx4_ib_demux_pv_state {
401 DEMUX_PV_STATE_DOWN,
402 DEMUX_PV_STATE_STARTING,
403 DEMUX_PV_STATE_ACTIVE,
404 DEMUX_PV_STATE_DOWNING,
405};
406
1ffeb2eb
JM
407struct mlx4_ib_demux_pv_ctx {
408 int port;
409 int slave;
fc06573d 410 enum mlx4_ib_demux_pv_state state;
1ffeb2eb
JM
411 int has_smi;
412 struct ib_device *ib_dev;
413 struct ib_cq *cq;
414 struct ib_pd *pd;
415 struct ib_mr *mr;
416 struct work_struct work;
417 struct workqueue_struct *wq;
418 struct mlx4_ib_demux_pv_qp qp[2];
419};
420
421struct mlx4_ib_demux_ctx {
422 struct ib_device *ib_dev;
423 int port;
424 struct workqueue_struct *wq;
425 struct workqueue_struct *ud_wq;
426 spinlock_t ud_lock;
427 __be64 subnet_prefix;
428 __be64 guid_cache[128];
429 struct mlx4_ib_dev *dev;
b9c5d6a6
OD
430 /* the following lock protects both mcg_table and mcg_mgid0_list */
431 struct mutex mcg_table_lock;
432 struct rb_root mcg_table;
433 struct list_head mcg_mgid0_list;
434 struct workqueue_struct *mcg_wq;
1ffeb2eb 435 struct mlx4_ib_demux_pv_ctx **tun;
b9c5d6a6
OD
436 atomic_t tid;
437 int flushing; /* flushing the work queue */
1ffeb2eb
JM
438};
439
440struct mlx4_ib_sriov {
441 struct mlx4_ib_demux_ctx demux[MLX4_MAX_PORTS];
442 struct mlx4_ib_demux_pv_ctx *sqps[MLX4_MAX_PORTS];
443 /* when using this spinlock you should use "irq" because
444 * it may be called from interrupt context.*/
445 spinlock_t going_down_lock;
446 int is_going_down;
3cf69cc8 447
a0c64a17
JM
448 struct mlx4_sriov_alias_guid alias_guid;
449
3cf69cc8
AV
450 /* CM paravirtualization fields */
451 struct list_head cm_list;
452 spinlock_t id_map_lock;
453 struct rb_root sl_id_map;
454 struct idr pv_id_table;
1ffeb2eb
JM
455};
456
fa417f7b
EC
457struct mlx4_ib_iboe {
458 spinlock_t lock;
459 struct net_device *netdevs[MLX4_MAX_PORTS];
d487ee77 460 struct net_device *masters[MLX4_MAX_PORTS];
3e0629cb 461 atomic64_t mac[MLX4_MAX_PORTS];
fa417f7b 462 struct notifier_block nb;
d487ee77
MS
463 struct notifier_block nb_inet;
464 struct notifier_block nb_inet6;
fa417f7b 465 union ib_gid gid_table[MLX4_MAX_PORTS][128];
225c7b1f
RD
466};
467
fc06573d
JM
468struct pkey_mgt {
469 u8 virt2phys_pkey[MLX4_MFUNC_MAX][MLX4_MAX_PORTS][MLX4_MAX_PORT_PKEYS];
470 u16 phys_pkey_cache[MLX4_MAX_PORTS][MLX4_MAX_PORT_PKEYS];
471 struct list_head pkey_port_list[MLX4_MFUNC_MAX];
472 struct kobject *device_parent[MLX4_MFUNC_MAX];
473};
474
c1e7e466
JM
475struct mlx4_ib_iov_sysfs_attr {
476 void *ctx;
477 struct kobject *kobj;
478 unsigned long data;
479 u32 entry_num;
480 char name[15];
481 struct device_attribute dentry;
482 struct device *dev;
483};
484
485struct mlx4_ib_iov_sysfs_attr_ar {
486 struct mlx4_ib_iov_sysfs_attr dentries[3 * NUM_ALIAS_GUID_PER_PORT + 1];
487};
488
489struct mlx4_ib_iov_port {
490 char name[100];
491 u8 num;
492 struct mlx4_ib_dev *dev;
493 struct list_head list;
494 struct mlx4_ib_iov_sysfs_attr_ar *dentr_ar;
495 struct ib_port_attr attr;
496 struct kobject *cur_port;
497 struct kobject *admin_alias_parent;
498 struct kobject *gids_parent;
499 struct kobject *pkeys_parent;
500 struct kobject *mcgs_parent;
501 struct mlx4_ib_iov_sysfs_attr mcg_dentry;
502};
503
225c7b1f
RD
504struct mlx4_ib_dev {
505 struct ib_device ib_dev;
506 struct mlx4_dev *dev;
7ff93f8b 507 int num_ports;
225c7b1f
RD
508 void __iomem *uar_map;
509
225c7b1f
RD
510 struct mlx4_uar priv_uar;
511 u32 priv_pdn;
512 MLX4_DECLARE_DOORBELL_LOCK(uar_lock);
513
514 struct ib_mad_agent *send_agent[MLX4_MAX_PORTS][2];
515 struct ib_ah *sm_ah[MLX4_MAX_PORTS];
516 spinlock_t sm_lock;
1ffeb2eb 517 struct mlx4_ib_sriov sriov;
225c7b1f
RD
518
519 struct mutex cap_mask_mutex;
3b4a8cd5 520 bool ib_active;
fa417f7b 521 struct mlx4_ib_iboe iboe;
cfcde11c 522 int counters[MLX4_MAX_PORTS];
e605b743
SP
523 int *eq_table;
524 int eq_added;
c1e7e466
JM
525 struct kobject *iov_parent;
526 struct kobject *ports_parent;
527 struct kobject *dev_ports_parent[MLX4_MFUNC_MAX];
528 struct mlx4_ib_iov_port iov_ports[MLX4_MAX_PORTS];
fc06573d 529 struct pkey_mgt pkeys;
c1c98501
MB
530 unsigned long *ib_uc_qpns_bitmap;
531 int steer_qpn_count;
532 int steer_qpn_base;
0a9b7d59 533 int steering_support;
9433c188
MB
534 struct mlx4_ib_qp *qp1_proxy[MLX4_MAX_PORTS];
535 /* lock when destroying qp1_proxy and getting netdev events */
536 struct mutex qp1_proxy_lock[MLX4_MAX_PORTS];
c6215745 537 u8 bond_next_port;
225c7b1f
RD
538};
539
00f5ce99
JM
540struct ib_event_work {
541 struct work_struct work;
542 struct mlx4_ib_dev *ib_dev;
543 struct mlx4_eqe ib_eqe;
544};
545
1ffeb2eb
JM
546struct mlx4_ib_qp_tunnel_init_attr {
547 struct ib_qp_init_attr init_attr;
548 int slave;
549 enum ib_qp_type proxy_qp_type;
550 u8 port;
551};
552
225c7b1f
RD
553static inline struct mlx4_ib_dev *to_mdev(struct ib_device *ibdev)
554{
555 return container_of(ibdev, struct mlx4_ib_dev, ib_dev);
556}
557
558static inline struct mlx4_ib_ucontext *to_mucontext(struct ib_ucontext *ibucontext)
559{
560 return container_of(ibucontext, struct mlx4_ib_ucontext, ibucontext);
561}
562
563static inline struct mlx4_ib_pd *to_mpd(struct ib_pd *ibpd)
564{
565 return container_of(ibpd, struct mlx4_ib_pd, ibpd);
566}
567
012a8ff5
SH
568static inline struct mlx4_ib_xrcd *to_mxrcd(struct ib_xrcd *ibxrcd)
569{
570 return container_of(ibxrcd, struct mlx4_ib_xrcd, ibxrcd);
571}
572
225c7b1f
RD
573static inline struct mlx4_ib_cq *to_mcq(struct ib_cq *ibcq)
574{
575 return container_of(ibcq, struct mlx4_ib_cq, ibcq);
576}
577
578static inline struct mlx4_ib_cq *to_mibcq(struct mlx4_cq *mcq)
579{
580 return container_of(mcq, struct mlx4_ib_cq, mcq);
581}
582
583static inline struct mlx4_ib_mr *to_mmr(struct ib_mr *ibmr)
584{
585 return container_of(ibmr, struct mlx4_ib_mr, ibmr);
586}
587
804d6a89
SM
588static inline struct mlx4_ib_mw *to_mmw(struct ib_mw *ibmw)
589{
590 return container_of(ibmw, struct mlx4_ib_mw, ibmw);
591}
592
95d04f07
RD
593static inline struct mlx4_ib_fast_reg_page_list *to_mfrpl(struct ib_fast_reg_page_list *ibfrpl)
594{
595 return container_of(ibfrpl, struct mlx4_ib_fast_reg_page_list, ibfrpl);
596}
597
8ad11fb6
JM
598static inline struct mlx4_ib_fmr *to_mfmr(struct ib_fmr *ibfmr)
599{
600 return container_of(ibfmr, struct mlx4_ib_fmr, ibfmr);
601}
f77c0162
HHZ
602
603static inline struct mlx4_ib_flow *to_mflow(struct ib_flow *ibflow)
604{
605 return container_of(ibflow, struct mlx4_ib_flow, ibflow);
606}
607
225c7b1f
RD
608static inline struct mlx4_ib_qp *to_mqp(struct ib_qp *ibqp)
609{
610 return container_of(ibqp, struct mlx4_ib_qp, ibqp);
611}
612
613static inline struct mlx4_ib_qp *to_mibqp(struct mlx4_qp *mqp)
614{
615 return container_of(mqp, struct mlx4_ib_qp, mqp);
616}
617
618static inline struct mlx4_ib_srq *to_msrq(struct ib_srq *ibsrq)
619{
620 return container_of(ibsrq, struct mlx4_ib_srq, ibsrq);
621}
622
623static inline struct mlx4_ib_srq *to_mibsrq(struct mlx4_srq *msrq)
624{
625 return container_of(msrq, struct mlx4_ib_srq, msrq);
626}
627
628static inline struct mlx4_ib_ah *to_mah(struct ib_ah *ibah)
629{
630 return container_of(ibah, struct mlx4_ib_ah, ibah);
631}
632
c6215745
MS
633static inline u8 mlx4_ib_bond_next_port(struct mlx4_ib_dev *dev)
634{
635 dev->bond_next_port = (dev->bond_next_port + 1) % dev->num_ports;
636
637 return dev->bond_next_port + 1;
638}
639
fc06573d
JM
640int mlx4_ib_init_sriov(struct mlx4_ib_dev *dev);
641void mlx4_ib_close_sriov(struct mlx4_ib_dev *dev);
642
225c7b1f 643int mlx4_ib_db_map_user(struct mlx4_ib_ucontext *context, unsigned long virt,
6296883c
YP
644 struct mlx4_db *db);
645void mlx4_ib_db_unmap_user(struct mlx4_ib_ucontext *context, struct mlx4_db *db);
225c7b1f
RD
646
647struct ib_mr *mlx4_ib_get_dma_mr(struct ib_pd *pd, int acc);
648int mlx4_ib_umem_write_mtt(struct mlx4_ib_dev *dev, struct mlx4_mtt *mtt,
649 struct ib_umem *umem);
650struct ib_mr *mlx4_ib_reg_user_mr(struct ib_pd *pd, u64 start, u64 length,
651 u64 virt_addr, int access_flags,
652 struct ib_udata *udata);
653int mlx4_ib_dereg_mr(struct ib_mr *mr);
804d6a89 654struct ib_mw *mlx4_ib_alloc_mw(struct ib_pd *pd, enum ib_mw_type type);
6ff63e19
SM
655int mlx4_ib_bind_mw(struct ib_qp *qp, struct ib_mw *mw,
656 struct ib_mw_bind *mw_bind);
804d6a89 657int mlx4_ib_dealloc_mw(struct ib_mw *mw);
95d04f07
RD
658struct ib_mr *mlx4_ib_alloc_fast_reg_mr(struct ib_pd *pd,
659 int max_page_list_len);
660struct ib_fast_reg_page_list *mlx4_ib_alloc_fast_reg_page_list(struct ib_device *ibdev,
661 int page_list_len);
662void mlx4_ib_free_fast_reg_page_list(struct ib_fast_reg_page_list *page_list);
225c7b1f 663
3fdcb97f 664int mlx4_ib_modify_cq(struct ib_cq *cq, u16 cq_count, u16 cq_period);
bbf8eed1 665int mlx4_ib_resize_cq(struct ib_cq *ibcq, int entries, struct ib_udata *udata);
225c7b1f
RD
666struct ib_cq *mlx4_ib_create_cq(struct ib_device *ibdev, int entries, int vector,
667 struct ib_ucontext *context,
668 struct ib_udata *udata);
669int mlx4_ib_destroy_cq(struct ib_cq *cq);
670int mlx4_ib_poll_cq(struct ib_cq *ibcq, int num_entries, struct ib_wc *wc);
671int mlx4_ib_arm_cq(struct ib_cq *cq, enum ib_cq_notify_flags flags);
672void __mlx4_ib_cq_clean(struct mlx4_ib_cq *cq, u32 qpn, struct mlx4_ib_srq *srq);
673void mlx4_ib_cq_clean(struct mlx4_ib_cq *cq, u32 qpn, struct mlx4_ib_srq *srq);
674
675struct ib_ah *mlx4_ib_create_ah(struct ib_pd *pd, struct ib_ah_attr *ah_attr);
676int mlx4_ib_query_ah(struct ib_ah *ibah, struct ib_ah_attr *ah_attr);
677int mlx4_ib_destroy_ah(struct ib_ah *ah);
678
679struct ib_srq *mlx4_ib_create_srq(struct ib_pd *pd,
680 struct ib_srq_init_attr *init_attr,
681 struct ib_udata *udata);
682int mlx4_ib_modify_srq(struct ib_srq *ibsrq, struct ib_srq_attr *attr,
683 enum ib_srq_attr_mask attr_mask, struct ib_udata *udata);
65541cb7 684int mlx4_ib_query_srq(struct ib_srq *srq, struct ib_srq_attr *srq_attr);
225c7b1f
RD
685int mlx4_ib_destroy_srq(struct ib_srq *srq);
686void mlx4_ib_free_srq_wqe(struct mlx4_ib_srq *srq, int wqe_index);
687int mlx4_ib_post_srq_recv(struct ib_srq *ibsrq, struct ib_recv_wr *wr,
688 struct ib_recv_wr **bad_wr);
689
690struct ib_qp *mlx4_ib_create_qp(struct ib_pd *pd,
691 struct ib_qp_init_attr *init_attr,
692 struct ib_udata *udata);
693int mlx4_ib_destroy_qp(struct ib_qp *qp);
694int mlx4_ib_modify_qp(struct ib_qp *ibqp, struct ib_qp_attr *attr,
695 int attr_mask, struct ib_udata *udata);
6a775e2b
JM
696int mlx4_ib_query_qp(struct ib_qp *ibqp, struct ib_qp_attr *qp_attr, int qp_attr_mask,
697 struct ib_qp_init_attr *qp_init_attr);
225c7b1f
RD
698int mlx4_ib_post_send(struct ib_qp *ibqp, struct ib_send_wr *wr,
699 struct ib_send_wr **bad_wr);
700int mlx4_ib_post_recv(struct ib_qp *ibqp, struct ib_recv_wr *wr,
701 struct ib_recv_wr **bad_wr);
702
0a9a0188 703int mlx4_MAD_IFC(struct mlx4_ib_dev *dev, int mad_ifc_flags,
225c7b1f
RD
704 int port, struct ib_wc *in_wc, struct ib_grh *in_grh,
705 void *in_mad, void *response_mad);
706int mlx4_ib_process_mad(struct ib_device *ibdev, int mad_flags, u8 port_num,
707 struct ib_wc *in_wc, struct ib_grh *in_grh,
708 struct ib_mad *in_mad, struct ib_mad *out_mad);
709int mlx4_ib_mad_init(struct mlx4_ib_dev *dev);
710void mlx4_ib_mad_cleanup(struct mlx4_ib_dev *dev);
711
8ad11fb6
JM
712struct ib_fmr *mlx4_ib_fmr_alloc(struct ib_pd *pd, int mr_access_flags,
713 struct ib_fmr_attr *fmr_attr);
714int mlx4_ib_map_phys_fmr(struct ib_fmr *ibfmr, u64 *page_list, int npages,
715 u64 iova);
716int mlx4_ib_unmap_fmr(struct list_head *fmr_list);
717int mlx4_ib_fmr_dealloc(struct ib_fmr *fmr);
0a9a0188
JM
718int __mlx4_ib_query_port(struct ib_device *ibdev, u8 port,
719 struct ib_port_attr *props, int netw_view);
720int __mlx4_ib_query_pkey(struct ib_device *ibdev, u8 port, u16 index,
721 u16 *pkey, int netw_view);
8ad11fb6 722
a0c64a17
JM
723int __mlx4_ib_query_gid(struct ib_device *ibdev, u8 port, int index,
724 union ib_gid *gid, int netw_view);
725
a29bec12 726static inline bool mlx4_ib_ah_grh_present(struct mlx4_ib_ah *ah)
225c7b1f 727{
fa417f7b
EC
728 u8 port = be32_to_cpu(ah->av.ib.port_pd) >> 24 & 3;
729
730 if (rdma_port_get_link_layer(ah->ibah.device, port) == IB_LINK_LAYER_ETHERNET)
a29bec12 731 return true;
fa417f7b
EC
732
733 return !!(ah->av.ib.g_slid & 0x80);
225c7b1f
RD
734}
735
b9c5d6a6
OD
736int mlx4_ib_mcg_port_init(struct mlx4_ib_demux_ctx *ctx);
737void mlx4_ib_mcg_port_cleanup(struct mlx4_ib_demux_ctx *ctx, int destroy_wq);
738void clean_vf_mcast(struct mlx4_ib_demux_ctx *ctx, int slave);
739int mlx4_ib_mcg_init(void);
740void mlx4_ib_mcg_destroy(void);
741
742int mlx4_ib_find_real_gid(struct ib_device *ibdev, u8 port, __be64 guid);
743
744int mlx4_ib_mcg_multiplex_handler(struct ib_device *ibdev, int port, int slave,
745 struct ib_sa_mad *sa_mad);
746int mlx4_ib_mcg_demux_handler(struct ib_device *ibdev, int port, int slave,
747 struct ib_sa_mad *mad);
748
fa417f7b
EC
749int mlx4_ib_add_mc(struct mlx4_ib_dev *mdev, struct mlx4_ib_qp *mqp,
750 union ib_gid *gid);
751
00f5ce99
JM
752void mlx4_ib_dispatch_event(struct mlx4_ib_dev *dev, u8 port_num,
753 enum ib_event_type type);
754
fc06573d
JM
755void mlx4_ib_tunnels_update_work(struct work_struct *work);
756
b9c5d6a6
OD
757int mlx4_ib_send_to_slave(struct mlx4_ib_dev *dev, int slave, u8 port,
758 enum ib_qp_type qpt, struct ib_wc *wc,
759 struct ib_grh *grh, struct ib_mad *mad);
5ea8bbfc 760
b9c5d6a6
OD
761int mlx4_ib_send_to_wire(struct mlx4_ib_dev *dev, int slave, u8 port,
762 enum ib_qp_type dest_qpt, u16 pkey_index, u32 remote_qpn,
5ea8bbfc
JM
763 u32 qkey, struct ib_ah_attr *attr, u8 *s_mac,
764 struct ib_mad *mad);
765
b9c5d6a6
OD
766__be64 mlx4_ib_get_new_demux_tid(struct mlx4_ib_demux_ctx *ctx);
767
3cf69cc8
AV
768int mlx4_ib_demux_cm_handler(struct ib_device *ibdev, int port, int *slave,
769 struct ib_mad *mad);
770
771int mlx4_ib_multiplex_cm_handler(struct ib_device *ibdev, int port, int slave_id,
772 struct ib_mad *mad);
773
774void mlx4_ib_cm_paravirt_init(struct mlx4_ib_dev *dev);
775void mlx4_ib_cm_paravirt_clean(struct mlx4_ib_dev *dev, int slave_id);
776
a0c64a17
JM
777/* alias guid support */
778void mlx4_ib_init_alias_guid_work(struct mlx4_ib_dev *dev, int port);
779int mlx4_ib_init_alias_guid_service(struct mlx4_ib_dev *dev);
780void mlx4_ib_destroy_alias_guid_service(struct mlx4_ib_dev *dev);
781void mlx4_ib_invalidate_all_guid_record(struct mlx4_ib_dev *dev, int port);
782
783void mlx4_ib_notify_slaves_on_guid_change(struct mlx4_ib_dev *dev,
784 int block_num,
785 u8 port_num, u8 *p_data);
786
787void mlx4_ib_update_cache_on_guid_change(struct mlx4_ib_dev *dev,
788 int block_num, u8 port_num,
789 u8 *p_data);
790
c1e7e466
JM
791int add_sysfs_port_mcg_attr(struct mlx4_ib_dev *device, int port_num,
792 struct attribute *attr);
793void del_sysfs_port_mcg_attr(struct mlx4_ib_dev *device, int port_num,
794 struct attribute *attr);
795ib_sa_comp_mask mlx4_ib_get_aguid_comp_mask_from_ix(int index);
796
797int mlx4_ib_device_register_sysfs(struct mlx4_ib_dev *device) ;
798
799void mlx4_ib_device_unregister_sysfs(struct mlx4_ib_dev *device);
800
afa8fd1d
JM
801__be64 mlx4_ib_gen_node_guid(void);
802
c1c98501
MB
803int mlx4_ib_steer_qp_alloc(struct mlx4_ib_dev *dev, int count, int *qpn);
804void mlx4_ib_steer_qp_free(struct mlx4_ib_dev *dev, u32 qpn, int count);
805int mlx4_ib_steer_qp_reg(struct mlx4_ib_dev *mdev, struct mlx4_ib_qp *mqp,
806 int is_attach);
9376932d
MB
807int mlx4_ib_rereg_user_mr(struct ib_mr *mr, int flags,
808 u64 start, u64 length, u64 virt_addr,
809 int mr_access_flags, struct ib_pd *pd,
810 struct ib_udata *udata);
afa8fd1d 811
225c7b1f 812#endif /* MLX4_IB_H */
This page took 0.971985 seconds and 5 git commands to generate.