mlx4_core: Enable memory windows in {INIT, QUERY}_HCA
[deliverable/linux.git] / drivers / infiniband / hw / mlx4 / mlx4_ib.h
CommitLineData
225c7b1f
RD
1/*
2 * Copyright (c) 2006, 2007 Cisco Systems. All rights reserved.
51a379d0 3 * Copyright (c) 2007, 2008 Mellanox Technologies. All rights reserved.
225c7b1f
RD
4 *
5 * This software is available to you under a choice of one of two
6 * licenses. You may choose to be licensed under the terms of the GNU
7 * General Public License (GPL) Version 2, available from the file
8 * COPYING in the main directory of this source tree, or the
9 * OpenIB.org BSD license below:
10 *
11 * Redistribution and use in source and binary forms, with or
12 * without modification, are permitted provided that the following
13 * conditions are met:
14 *
15 * - Redistributions of source code must retain the above
16 * copyright notice, this list of conditions and the following
17 * disclaimer.
18 *
19 * - Redistributions in binary form must reproduce the above
20 * copyright notice, this list of conditions and the following
21 * disclaimer in the documentation and/or other materials
22 * provided with the distribution.
23 *
24 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
25 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
26 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
27 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
28 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
29 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
30 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
31 * SOFTWARE.
32 */
33
34#ifndef MLX4_IB_H
35#define MLX4_IB_H
36
37#include <linux/compiler.h>
38#include <linux/list.h>
63019d93 39#include <linux/mutex.h>
b9c5d6a6 40#include <linux/idr.h>
225c7b1f
RD
41
42#include <rdma/ib_verbs.h>
43#include <rdma/ib_umem.h>
b9c5d6a6 44#include <rdma/ib_mad.h>
a0c64a17 45#include <rdma/ib_sa.h>
225c7b1f
RD
46
47#include <linux/mlx4/device.h>
48#include <linux/mlx4/doorbell.h>
49
b1d8eb5a
JM
50#define MLX4_IB_DRV_NAME "mlx4_ib"
51
52#ifdef pr_fmt
53#undef pr_fmt
54#endif
55#define pr_fmt(fmt) "<" MLX4_IB_DRV_NAME "> %s: " fmt, __func__
56
57#define mlx4_ib_warn(ibdev, format, arg...) \
58 dev_warn((ibdev)->dma_device, MLX4_IB_DRV_NAME ": " format, ## arg)
59
fc2d0044
SG
60enum {
61 MLX4_IB_SQ_MIN_WQE_SHIFT = 6,
62 MLX4_IB_MAX_HEADROOM = 2048
63};
64
65#define MLX4_IB_SQ_HEADROOM(shift) ((MLX4_IB_MAX_HEADROOM >> (shift)) + 1)
66#define MLX4_IB_SQ_MAX_SPARE (MLX4_IB_SQ_HEADROOM(MLX4_IB_SQ_MIN_WQE_SHIFT))
67
a0c64a17
JM
68/*module param to indicate if SM assigns the alias_GUID*/
69extern int mlx4_ib_sm_guid_assign;
70
225c7b1f
RD
71struct mlx4_ib_ucontext {
72 struct ib_ucontext ibucontext;
73 struct mlx4_uar uar;
74 struct list_head db_page_list;
75 struct mutex db_page_mutex;
76};
77
78struct mlx4_ib_pd {
79 struct ib_pd ibpd;
80 u32 pdn;
81};
82
012a8ff5
SH
83struct mlx4_ib_xrcd {
84 struct ib_xrcd ibxrcd;
85 u32 xrcdn;
86 struct ib_pd *pd;
87 struct ib_cq *cq;
88};
89
225c7b1f
RD
90struct mlx4_ib_cq_buf {
91 struct mlx4_buf buf;
92 struct mlx4_mtt mtt;
08ff3235 93 int entry_size;
225c7b1f
RD
94};
95
bbf8eed1
VS
96struct mlx4_ib_cq_resize {
97 struct mlx4_ib_cq_buf buf;
98 int cqe;
99};
100
225c7b1f
RD
101struct mlx4_ib_cq {
102 struct ib_cq ibcq;
103 struct mlx4_cq mcq;
104 struct mlx4_ib_cq_buf buf;
bbf8eed1 105 struct mlx4_ib_cq_resize *resize_buf;
6296883c 106 struct mlx4_db db;
225c7b1f 107 spinlock_t lock;
bbf8eed1 108 struct mutex resize_mutex;
225c7b1f 109 struct ib_umem *umem;
bbf8eed1 110 struct ib_umem *resize_umem;
225c7b1f
RD
111};
112
113struct mlx4_ib_mr {
114 struct ib_mr ibmr;
115 struct mlx4_mr mmr;
116 struct ib_umem *umem;
117};
118
95d04f07
RD
119struct mlx4_ib_fast_reg_page_list {
120 struct ib_fast_reg_page_list ibfrpl;
2b6b7d4b 121 __be64 *mapped_page_list;
95d04f07
RD
122 dma_addr_t map;
123};
124
8ad11fb6
JM
125struct mlx4_ib_fmr {
126 struct ib_fmr ibfmr;
127 struct mlx4_fmr mfmr;
128};
129
225c7b1f
RD
130struct mlx4_ib_wq {
131 u64 *wrid;
132 spinlock_t lock;
0e6e7416
RD
133 int wqe_cnt;
134 int max_post;
225c7b1f
RD
135 int max_gs;
136 int offset;
137 int wqe_shift;
138 unsigned head;
139 unsigned tail;
140};
141
b832be1e 142enum mlx4_ib_qp_flags {
1ffeb2eb
JM
143 MLX4_IB_QP_LSO = IB_QP_CREATE_IPOIB_UD_LSO,
144 MLX4_IB_QP_BLOCK_MULTICAST_LOOPBACK = IB_QP_CREATE_BLOCK_MULTICAST_LOOPBACK,
145 MLX4_IB_SRIOV_TUNNEL_QP = 1 << 30,
146 MLX4_IB_SRIOV_SQP = 1 << 31,
b832be1e
EC
147};
148
fa417f7b
EC
149struct mlx4_ib_gid_entry {
150 struct list_head list;
151 union ib_gid gid;
152 int added;
153 u8 port;
154};
155
1ffeb2eb
JM
156enum mlx4_ib_qp_type {
157 /*
158 * IB_QPT_SMI and IB_QPT_GSI have to be the first two entries
159 * here (and in that order) since the MAD layer uses them as
160 * indices into a 2-entry table.
161 */
162 MLX4_IB_QPT_SMI = IB_QPT_SMI,
163 MLX4_IB_QPT_GSI = IB_QPT_GSI,
164
165 MLX4_IB_QPT_RC = IB_QPT_RC,
166 MLX4_IB_QPT_UC = IB_QPT_UC,
167 MLX4_IB_QPT_UD = IB_QPT_UD,
168 MLX4_IB_QPT_RAW_IPV6 = IB_QPT_RAW_IPV6,
169 MLX4_IB_QPT_RAW_ETHERTYPE = IB_QPT_RAW_ETHERTYPE,
170 MLX4_IB_QPT_RAW_PACKET = IB_QPT_RAW_PACKET,
171 MLX4_IB_QPT_XRC_INI = IB_QPT_XRC_INI,
172 MLX4_IB_QPT_XRC_TGT = IB_QPT_XRC_TGT,
173
174 MLX4_IB_QPT_PROXY_SMI_OWNER = 1 << 16,
175 MLX4_IB_QPT_PROXY_SMI = 1 << 17,
176 MLX4_IB_QPT_PROXY_GSI = 1 << 18,
177 MLX4_IB_QPT_TUN_SMI_OWNER = 1 << 19,
178 MLX4_IB_QPT_TUN_SMI = 1 << 20,
179 MLX4_IB_QPT_TUN_GSI = 1 << 21,
180};
181
182#define MLX4_IB_QPT_ANY_SRIOV (MLX4_IB_QPT_PROXY_SMI_OWNER | \
183 MLX4_IB_QPT_PROXY_SMI | MLX4_IB_QPT_PROXY_GSI | MLX4_IB_QPT_TUN_SMI_OWNER | \
184 MLX4_IB_QPT_TUN_SMI | MLX4_IB_QPT_TUN_GSI)
185
0a9a0188
JM
186enum mlx4_ib_mad_ifc_flags {
187 MLX4_MAD_IFC_IGNORE_MKEY = 1,
188 MLX4_MAD_IFC_IGNORE_BKEY = 2,
189 MLX4_MAD_IFC_IGNORE_KEYS = (MLX4_MAD_IFC_IGNORE_MKEY |
190 MLX4_MAD_IFC_IGNORE_BKEY),
191 MLX4_MAD_IFC_NET_VIEW = 4,
192};
193
fc06573d
JM
194enum {
195 MLX4_NUM_TUNNEL_BUFS = 256,
196};
197
1ffeb2eb
JM
198struct mlx4_ib_tunnel_header {
199 struct mlx4_av av;
200 __be32 remote_qpn;
201 __be32 qkey;
202 __be16 vlan;
203 u8 mac[6];
204 __be16 pkey_index;
205 u8 reserved[6];
206};
207
208struct mlx4_ib_buf {
209 void *addr;
210 dma_addr_t map;
211};
212
213struct mlx4_rcv_tunnel_hdr {
214 __be32 flags_src_qp; /* flags[6:5] is defined for VLANs:
215 * 0x0 - no vlan was in the packet
216 * 0x01 - C-VLAN was in the packet */
217 u8 g_ml_path; /* gid bit stands for ipv6/4 header in RoCE */
218 u8 reserved;
219 __be16 pkey_index;
220 __be16 sl_vid;
221 __be16 slid_mac_47_32;
222 __be32 mac_31_0;
223};
224
225struct mlx4_ib_proxy_sqp_hdr {
226 struct ib_grh grh;
227 struct mlx4_rcv_tunnel_hdr tun;
228} __packed;
229
225c7b1f
RD
230struct mlx4_ib_qp {
231 struct ib_qp ibqp;
232 struct mlx4_qp mqp;
233 struct mlx4_buf buf;
234
6296883c 235 struct mlx4_db db;
225c7b1f
RD
236 struct mlx4_ib_wq rq;
237
238 u32 doorbell_qpn;
239 __be32 sq_signal_bits;
ea54b10c
JM
240 unsigned sq_next_wqe;
241 int sq_max_wqes_per_wr;
0e6e7416 242 int sq_spare_wqes;
225c7b1f
RD
243 struct mlx4_ib_wq sq;
244
1ffeb2eb 245 enum mlx4_ib_qp_type mlx4_ib_qp_type;
225c7b1f
RD
246 struct ib_umem *umem;
247 struct mlx4_mtt mtt;
248 int buf_size;
249 struct mutex mutex;
0a1405da 250 u16 xrcdn;
b832be1e 251 u32 flags;
225c7b1f
RD
252 u8 port;
253 u8 alt_port;
254 u8 atomic_rd_en;
255 u8 resp_depth;
0e6e7416 256 u8 sq_no_prefetch;
225c7b1f 257 u8 state;
fa417f7b
EC
258 int mlx_type;
259 struct list_head gid_list;
0ff1fb65 260 struct list_head steering_rules;
1ffeb2eb
JM
261 struct mlx4_ib_buf *sqp_proxy_rcv;
262
225c7b1f
RD
263};
264
265struct mlx4_ib_srq {
266 struct ib_srq ibsrq;
267 struct mlx4_srq msrq;
268 struct mlx4_buf buf;
6296883c 269 struct mlx4_db db;
225c7b1f
RD
270 u64 *wrid;
271 spinlock_t lock;
272 int head;
273 int tail;
274 u16 wqe_ctr;
275 struct ib_umem *umem;
276 struct mlx4_mtt mtt;
277 struct mutex mutex;
278};
279
280struct mlx4_ib_ah {
281 struct ib_ah ibah;
fa417f7b
EC
282 union mlx4_ext_av av;
283};
284
a0c64a17
JM
285/****************************************/
286/* alias guid support */
287/****************************************/
288#define NUM_PORT_ALIAS_GUID 2
289#define NUM_ALIAS_GUID_IN_REC 8
290#define NUM_ALIAS_GUID_REC_IN_PORT 16
291#define GUID_REC_SIZE 8
292#define NUM_ALIAS_GUID_PER_PORT 128
293#define MLX4_NOT_SET_GUID (0x00LL)
294#define MLX4_GUID_FOR_DELETE_VAL (~(0x00LL))
295
296enum mlx4_guid_alias_rec_status {
297 MLX4_GUID_INFO_STATUS_IDLE,
298 MLX4_GUID_INFO_STATUS_SET,
299 MLX4_GUID_INFO_STATUS_PENDING,
300};
301
302enum mlx4_guid_alias_rec_ownership {
303 MLX4_GUID_DRIVER_ASSIGN,
304 MLX4_GUID_SYSADMIN_ASSIGN,
305 MLX4_GUID_NONE_ASSIGN, /*init state of each record*/
306};
307
308enum mlx4_guid_alias_rec_method {
309 MLX4_GUID_INFO_RECORD_SET = IB_MGMT_METHOD_SET,
310 MLX4_GUID_INFO_RECORD_DELETE = IB_SA_METHOD_DELETE,
311};
312
313struct mlx4_sriov_alias_guid_info_rec_det {
314 u8 all_recs[GUID_REC_SIZE * NUM_ALIAS_GUID_IN_REC];
315 ib_sa_comp_mask guid_indexes; /*indicates what from the 8 records are valid*/
316 enum mlx4_guid_alias_rec_status status; /*indicates the administraively status of the record.*/
317 u8 method; /*set or delete*/
318 enum mlx4_guid_alias_rec_ownership ownership; /*indicates who assign that alias_guid record*/
319};
320
321struct mlx4_sriov_alias_guid_port_rec_det {
322 struct mlx4_sriov_alias_guid_info_rec_det all_rec_per_port[NUM_ALIAS_GUID_REC_IN_PORT];
323 struct workqueue_struct *wq;
324 struct delayed_work alias_guid_work;
325 u8 port;
326 struct mlx4_sriov_alias_guid *parent;
327 struct list_head cb_list;
328};
329
330struct mlx4_sriov_alias_guid {
331 struct mlx4_sriov_alias_guid_port_rec_det ports_guid[MLX4_MAX_PORTS];
332 spinlock_t ag_work_lock;
333 struct ib_sa_client *sa_client;
334};
335
fc06573d
JM
336struct mlx4_ib_demux_work {
337 struct work_struct work;
338 struct mlx4_ib_dev *dev;
339 int slave;
340 int do_init;
341 u8 port;
342
343};
344
1ffeb2eb
JM
345struct mlx4_ib_tun_tx_buf {
346 struct mlx4_ib_buf buf;
347 struct ib_ah *ah;
348};
349
350struct mlx4_ib_demux_pv_qp {
351 struct ib_qp *qp;
352 enum ib_qp_type proxy_qpt;
353 struct mlx4_ib_buf *ring;
354 struct mlx4_ib_tun_tx_buf *tx_ring;
355 spinlock_t tx_lock;
356 unsigned tx_ix_head;
357 unsigned tx_ix_tail;
358};
359
fc06573d
JM
360enum mlx4_ib_demux_pv_state {
361 DEMUX_PV_STATE_DOWN,
362 DEMUX_PV_STATE_STARTING,
363 DEMUX_PV_STATE_ACTIVE,
364 DEMUX_PV_STATE_DOWNING,
365};
366
1ffeb2eb
JM
367struct mlx4_ib_demux_pv_ctx {
368 int port;
369 int slave;
fc06573d 370 enum mlx4_ib_demux_pv_state state;
1ffeb2eb
JM
371 int has_smi;
372 struct ib_device *ib_dev;
373 struct ib_cq *cq;
374 struct ib_pd *pd;
375 struct ib_mr *mr;
376 struct work_struct work;
377 struct workqueue_struct *wq;
378 struct mlx4_ib_demux_pv_qp qp[2];
379};
380
381struct mlx4_ib_demux_ctx {
382 struct ib_device *ib_dev;
383 int port;
384 struct workqueue_struct *wq;
385 struct workqueue_struct *ud_wq;
386 spinlock_t ud_lock;
387 __be64 subnet_prefix;
388 __be64 guid_cache[128];
389 struct mlx4_ib_dev *dev;
b9c5d6a6
OD
390 /* the following lock protects both mcg_table and mcg_mgid0_list */
391 struct mutex mcg_table_lock;
392 struct rb_root mcg_table;
393 struct list_head mcg_mgid0_list;
394 struct workqueue_struct *mcg_wq;
1ffeb2eb 395 struct mlx4_ib_demux_pv_ctx **tun;
b9c5d6a6
OD
396 atomic_t tid;
397 int flushing; /* flushing the work queue */
1ffeb2eb
JM
398};
399
400struct mlx4_ib_sriov {
401 struct mlx4_ib_demux_ctx demux[MLX4_MAX_PORTS];
402 struct mlx4_ib_demux_pv_ctx *sqps[MLX4_MAX_PORTS];
403 /* when using this spinlock you should use "irq" because
404 * it may be called from interrupt context.*/
405 spinlock_t going_down_lock;
406 int is_going_down;
3cf69cc8 407
a0c64a17
JM
408 struct mlx4_sriov_alias_guid alias_guid;
409
3cf69cc8
AV
410 /* CM paravirtualization fields */
411 struct list_head cm_list;
412 spinlock_t id_map_lock;
413 struct rb_root sl_id_map;
414 struct idr pv_id_table;
1ffeb2eb
JM
415};
416
fa417f7b
EC
417struct mlx4_ib_iboe {
418 spinlock_t lock;
419 struct net_device *netdevs[MLX4_MAX_PORTS];
420 struct notifier_block nb;
421 union ib_gid gid_table[MLX4_MAX_PORTS][128];
225c7b1f
RD
422};
423
fc06573d
JM
424struct pkey_mgt {
425 u8 virt2phys_pkey[MLX4_MFUNC_MAX][MLX4_MAX_PORTS][MLX4_MAX_PORT_PKEYS];
426 u16 phys_pkey_cache[MLX4_MAX_PORTS][MLX4_MAX_PORT_PKEYS];
427 struct list_head pkey_port_list[MLX4_MFUNC_MAX];
428 struct kobject *device_parent[MLX4_MFUNC_MAX];
429};
430
c1e7e466
JM
431struct mlx4_ib_iov_sysfs_attr {
432 void *ctx;
433 struct kobject *kobj;
434 unsigned long data;
435 u32 entry_num;
436 char name[15];
437 struct device_attribute dentry;
438 struct device *dev;
439};
440
441struct mlx4_ib_iov_sysfs_attr_ar {
442 struct mlx4_ib_iov_sysfs_attr dentries[3 * NUM_ALIAS_GUID_PER_PORT + 1];
443};
444
445struct mlx4_ib_iov_port {
446 char name[100];
447 u8 num;
448 struct mlx4_ib_dev *dev;
449 struct list_head list;
450 struct mlx4_ib_iov_sysfs_attr_ar *dentr_ar;
451 struct ib_port_attr attr;
452 struct kobject *cur_port;
453 struct kobject *admin_alias_parent;
454 struct kobject *gids_parent;
455 struct kobject *pkeys_parent;
456 struct kobject *mcgs_parent;
457 struct mlx4_ib_iov_sysfs_attr mcg_dentry;
458};
459
225c7b1f
RD
460struct mlx4_ib_dev {
461 struct ib_device ib_dev;
462 struct mlx4_dev *dev;
7ff93f8b 463 int num_ports;
225c7b1f
RD
464 void __iomem *uar_map;
465
225c7b1f
RD
466 struct mlx4_uar priv_uar;
467 u32 priv_pdn;
468 MLX4_DECLARE_DOORBELL_LOCK(uar_lock);
469
470 struct ib_mad_agent *send_agent[MLX4_MAX_PORTS][2];
471 struct ib_ah *sm_ah[MLX4_MAX_PORTS];
472 spinlock_t sm_lock;
1ffeb2eb 473 struct mlx4_ib_sriov sriov;
225c7b1f
RD
474
475 struct mutex cap_mask_mutex;
3b4a8cd5 476 bool ib_active;
fa417f7b 477 struct mlx4_ib_iboe iboe;
cfcde11c 478 int counters[MLX4_MAX_PORTS];
e605b743
SP
479 int *eq_table;
480 int eq_added;
c1e7e466
JM
481 struct kobject *iov_parent;
482 struct kobject *ports_parent;
483 struct kobject *dev_ports_parent[MLX4_MFUNC_MAX];
484 struct mlx4_ib_iov_port iov_ports[MLX4_MAX_PORTS];
fc06573d 485 struct pkey_mgt pkeys;
225c7b1f
RD
486};
487
00f5ce99
JM
488struct ib_event_work {
489 struct work_struct work;
490 struct mlx4_ib_dev *ib_dev;
491 struct mlx4_eqe ib_eqe;
492};
493
1ffeb2eb
JM
494struct mlx4_ib_qp_tunnel_init_attr {
495 struct ib_qp_init_attr init_attr;
496 int slave;
497 enum ib_qp_type proxy_qp_type;
498 u8 port;
499};
500
225c7b1f
RD
501static inline struct mlx4_ib_dev *to_mdev(struct ib_device *ibdev)
502{
503 return container_of(ibdev, struct mlx4_ib_dev, ib_dev);
504}
505
506static inline struct mlx4_ib_ucontext *to_mucontext(struct ib_ucontext *ibucontext)
507{
508 return container_of(ibucontext, struct mlx4_ib_ucontext, ibucontext);
509}
510
511static inline struct mlx4_ib_pd *to_mpd(struct ib_pd *ibpd)
512{
513 return container_of(ibpd, struct mlx4_ib_pd, ibpd);
514}
515
012a8ff5
SH
516static inline struct mlx4_ib_xrcd *to_mxrcd(struct ib_xrcd *ibxrcd)
517{
518 return container_of(ibxrcd, struct mlx4_ib_xrcd, ibxrcd);
519}
520
225c7b1f
RD
521static inline struct mlx4_ib_cq *to_mcq(struct ib_cq *ibcq)
522{
523 return container_of(ibcq, struct mlx4_ib_cq, ibcq);
524}
525
526static inline struct mlx4_ib_cq *to_mibcq(struct mlx4_cq *mcq)
527{
528 return container_of(mcq, struct mlx4_ib_cq, mcq);
529}
530
531static inline struct mlx4_ib_mr *to_mmr(struct ib_mr *ibmr)
532{
533 return container_of(ibmr, struct mlx4_ib_mr, ibmr);
534}
535
95d04f07
RD
536static inline struct mlx4_ib_fast_reg_page_list *to_mfrpl(struct ib_fast_reg_page_list *ibfrpl)
537{
538 return container_of(ibfrpl, struct mlx4_ib_fast_reg_page_list, ibfrpl);
539}
540
8ad11fb6
JM
541static inline struct mlx4_ib_fmr *to_mfmr(struct ib_fmr *ibfmr)
542{
543 return container_of(ibfmr, struct mlx4_ib_fmr, ibfmr);
544}
225c7b1f
RD
545static inline struct mlx4_ib_qp *to_mqp(struct ib_qp *ibqp)
546{
547 return container_of(ibqp, struct mlx4_ib_qp, ibqp);
548}
549
550static inline struct mlx4_ib_qp *to_mibqp(struct mlx4_qp *mqp)
551{
552 return container_of(mqp, struct mlx4_ib_qp, mqp);
553}
554
555static inline struct mlx4_ib_srq *to_msrq(struct ib_srq *ibsrq)
556{
557 return container_of(ibsrq, struct mlx4_ib_srq, ibsrq);
558}
559
560static inline struct mlx4_ib_srq *to_mibsrq(struct mlx4_srq *msrq)
561{
562 return container_of(msrq, struct mlx4_ib_srq, msrq);
563}
564
565static inline struct mlx4_ib_ah *to_mah(struct ib_ah *ibah)
566{
567 return container_of(ibah, struct mlx4_ib_ah, ibah);
568}
569
fc06573d
JM
570int mlx4_ib_init_sriov(struct mlx4_ib_dev *dev);
571void mlx4_ib_close_sriov(struct mlx4_ib_dev *dev);
572
225c7b1f 573int mlx4_ib_db_map_user(struct mlx4_ib_ucontext *context, unsigned long virt,
6296883c
YP
574 struct mlx4_db *db);
575void mlx4_ib_db_unmap_user(struct mlx4_ib_ucontext *context, struct mlx4_db *db);
225c7b1f
RD
576
577struct ib_mr *mlx4_ib_get_dma_mr(struct ib_pd *pd, int acc);
578int mlx4_ib_umem_write_mtt(struct mlx4_ib_dev *dev, struct mlx4_mtt *mtt,
579 struct ib_umem *umem);
580struct ib_mr *mlx4_ib_reg_user_mr(struct ib_pd *pd, u64 start, u64 length,
581 u64 virt_addr, int access_flags,
582 struct ib_udata *udata);
583int mlx4_ib_dereg_mr(struct ib_mr *mr);
95d04f07
RD
584struct ib_mr *mlx4_ib_alloc_fast_reg_mr(struct ib_pd *pd,
585 int max_page_list_len);
586struct ib_fast_reg_page_list *mlx4_ib_alloc_fast_reg_page_list(struct ib_device *ibdev,
587 int page_list_len);
588void mlx4_ib_free_fast_reg_page_list(struct ib_fast_reg_page_list *page_list);
225c7b1f 589
3fdcb97f 590int mlx4_ib_modify_cq(struct ib_cq *cq, u16 cq_count, u16 cq_period);
bbf8eed1 591int mlx4_ib_resize_cq(struct ib_cq *ibcq, int entries, struct ib_udata *udata);
225c7b1f
RD
592struct ib_cq *mlx4_ib_create_cq(struct ib_device *ibdev, int entries, int vector,
593 struct ib_ucontext *context,
594 struct ib_udata *udata);
595int mlx4_ib_destroy_cq(struct ib_cq *cq);
596int mlx4_ib_poll_cq(struct ib_cq *ibcq, int num_entries, struct ib_wc *wc);
597int mlx4_ib_arm_cq(struct ib_cq *cq, enum ib_cq_notify_flags flags);
598void __mlx4_ib_cq_clean(struct mlx4_ib_cq *cq, u32 qpn, struct mlx4_ib_srq *srq);
599void mlx4_ib_cq_clean(struct mlx4_ib_cq *cq, u32 qpn, struct mlx4_ib_srq *srq);
600
601struct ib_ah *mlx4_ib_create_ah(struct ib_pd *pd, struct ib_ah_attr *ah_attr);
602int mlx4_ib_query_ah(struct ib_ah *ibah, struct ib_ah_attr *ah_attr);
603int mlx4_ib_destroy_ah(struct ib_ah *ah);
604
605struct ib_srq *mlx4_ib_create_srq(struct ib_pd *pd,
606 struct ib_srq_init_attr *init_attr,
607 struct ib_udata *udata);
608int mlx4_ib_modify_srq(struct ib_srq *ibsrq, struct ib_srq_attr *attr,
609 enum ib_srq_attr_mask attr_mask, struct ib_udata *udata);
65541cb7 610int mlx4_ib_query_srq(struct ib_srq *srq, struct ib_srq_attr *srq_attr);
225c7b1f
RD
611int mlx4_ib_destroy_srq(struct ib_srq *srq);
612void mlx4_ib_free_srq_wqe(struct mlx4_ib_srq *srq, int wqe_index);
613int mlx4_ib_post_srq_recv(struct ib_srq *ibsrq, struct ib_recv_wr *wr,
614 struct ib_recv_wr **bad_wr);
615
616struct ib_qp *mlx4_ib_create_qp(struct ib_pd *pd,
617 struct ib_qp_init_attr *init_attr,
618 struct ib_udata *udata);
619int mlx4_ib_destroy_qp(struct ib_qp *qp);
620int mlx4_ib_modify_qp(struct ib_qp *ibqp, struct ib_qp_attr *attr,
621 int attr_mask, struct ib_udata *udata);
6a775e2b
JM
622int mlx4_ib_query_qp(struct ib_qp *ibqp, struct ib_qp_attr *qp_attr, int qp_attr_mask,
623 struct ib_qp_init_attr *qp_init_attr);
225c7b1f
RD
624int mlx4_ib_post_send(struct ib_qp *ibqp, struct ib_send_wr *wr,
625 struct ib_send_wr **bad_wr);
626int mlx4_ib_post_recv(struct ib_qp *ibqp, struct ib_recv_wr *wr,
627 struct ib_recv_wr **bad_wr);
628
0a9a0188 629int mlx4_MAD_IFC(struct mlx4_ib_dev *dev, int mad_ifc_flags,
225c7b1f
RD
630 int port, struct ib_wc *in_wc, struct ib_grh *in_grh,
631 void *in_mad, void *response_mad);
632int mlx4_ib_process_mad(struct ib_device *ibdev, int mad_flags, u8 port_num,
633 struct ib_wc *in_wc, struct ib_grh *in_grh,
634 struct ib_mad *in_mad, struct ib_mad *out_mad);
635int mlx4_ib_mad_init(struct mlx4_ib_dev *dev);
636void mlx4_ib_mad_cleanup(struct mlx4_ib_dev *dev);
637
8ad11fb6
JM
638struct ib_fmr *mlx4_ib_fmr_alloc(struct ib_pd *pd, int mr_access_flags,
639 struct ib_fmr_attr *fmr_attr);
640int mlx4_ib_map_phys_fmr(struct ib_fmr *ibfmr, u64 *page_list, int npages,
641 u64 iova);
642int mlx4_ib_unmap_fmr(struct list_head *fmr_list);
643int mlx4_ib_fmr_dealloc(struct ib_fmr *fmr);
0a9a0188
JM
644int __mlx4_ib_query_port(struct ib_device *ibdev, u8 port,
645 struct ib_port_attr *props, int netw_view);
646int __mlx4_ib_query_pkey(struct ib_device *ibdev, u8 port, u16 index,
647 u16 *pkey, int netw_view);
8ad11fb6 648
a0c64a17
JM
649int __mlx4_ib_query_gid(struct ib_device *ibdev, u8 port, int index,
650 union ib_gid *gid, int netw_view);
651
fa417f7b
EC
652int mlx4_ib_resolve_grh(struct mlx4_ib_dev *dev, const struct ib_ah_attr *ah_attr,
653 u8 *mac, int *is_mcast, u8 port);
654
a29bec12 655static inline bool mlx4_ib_ah_grh_present(struct mlx4_ib_ah *ah)
225c7b1f 656{
fa417f7b
EC
657 u8 port = be32_to_cpu(ah->av.ib.port_pd) >> 24 & 3;
658
659 if (rdma_port_get_link_layer(ah->ibah.device, port) == IB_LINK_LAYER_ETHERNET)
a29bec12 660 return true;
fa417f7b
EC
661
662 return !!(ah->av.ib.g_slid & 0x80);
225c7b1f
RD
663}
664
b9c5d6a6
OD
665int mlx4_ib_mcg_port_init(struct mlx4_ib_demux_ctx *ctx);
666void mlx4_ib_mcg_port_cleanup(struct mlx4_ib_demux_ctx *ctx, int destroy_wq);
667void clean_vf_mcast(struct mlx4_ib_demux_ctx *ctx, int slave);
668int mlx4_ib_mcg_init(void);
669void mlx4_ib_mcg_destroy(void);
670
671int mlx4_ib_find_real_gid(struct ib_device *ibdev, u8 port, __be64 guid);
672
673int mlx4_ib_mcg_multiplex_handler(struct ib_device *ibdev, int port, int slave,
674 struct ib_sa_mad *sa_mad);
675int mlx4_ib_mcg_demux_handler(struct ib_device *ibdev, int port, int slave,
676 struct ib_sa_mad *mad);
677
fa417f7b
EC
678int mlx4_ib_add_mc(struct mlx4_ib_dev *mdev, struct mlx4_ib_qp *mqp,
679 union ib_gid *gid);
680
00f5ce99
JM
681void mlx4_ib_dispatch_event(struct mlx4_ib_dev *dev, u8 port_num,
682 enum ib_event_type type);
683
fc06573d
JM
684void mlx4_ib_tunnels_update_work(struct work_struct *work);
685
b9c5d6a6
OD
686int mlx4_ib_send_to_slave(struct mlx4_ib_dev *dev, int slave, u8 port,
687 enum ib_qp_type qpt, struct ib_wc *wc,
688 struct ib_grh *grh, struct ib_mad *mad);
689int mlx4_ib_send_to_wire(struct mlx4_ib_dev *dev, int slave, u8 port,
690 enum ib_qp_type dest_qpt, u16 pkey_index, u32 remote_qpn,
691 u32 qkey, struct ib_ah_attr *attr, struct ib_mad *mad);
692__be64 mlx4_ib_get_new_demux_tid(struct mlx4_ib_demux_ctx *ctx);
693
3cf69cc8
AV
694int mlx4_ib_demux_cm_handler(struct ib_device *ibdev, int port, int *slave,
695 struct ib_mad *mad);
696
697int mlx4_ib_multiplex_cm_handler(struct ib_device *ibdev, int port, int slave_id,
698 struct ib_mad *mad);
699
700void mlx4_ib_cm_paravirt_init(struct mlx4_ib_dev *dev);
701void mlx4_ib_cm_paravirt_clean(struct mlx4_ib_dev *dev, int slave_id);
702
a0c64a17
JM
703/* alias guid support */
704void mlx4_ib_init_alias_guid_work(struct mlx4_ib_dev *dev, int port);
705int mlx4_ib_init_alias_guid_service(struct mlx4_ib_dev *dev);
706void mlx4_ib_destroy_alias_guid_service(struct mlx4_ib_dev *dev);
707void mlx4_ib_invalidate_all_guid_record(struct mlx4_ib_dev *dev, int port);
708
709void mlx4_ib_notify_slaves_on_guid_change(struct mlx4_ib_dev *dev,
710 int block_num,
711 u8 port_num, u8 *p_data);
712
713void mlx4_ib_update_cache_on_guid_change(struct mlx4_ib_dev *dev,
714 int block_num, u8 port_num,
715 u8 *p_data);
716
c1e7e466
JM
717int add_sysfs_port_mcg_attr(struct mlx4_ib_dev *device, int port_num,
718 struct attribute *attr);
719void del_sysfs_port_mcg_attr(struct mlx4_ib_dev *device, int port_num,
720 struct attribute *attr);
721ib_sa_comp_mask mlx4_ib_get_aguid_comp_mask_from_ix(int index);
722
723int mlx4_ib_device_register_sysfs(struct mlx4_ib_dev *device) ;
724
725void mlx4_ib_device_unregister_sysfs(struct mlx4_ib_dev *device);
726
afa8fd1d
JM
727__be64 mlx4_ib_gen_node_guid(void);
728
729
225c7b1f 730#endif /* MLX4_IB_H */
This page took 0.508397 seconds and 5 git commands to generate.