projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
IB/mlx4: Optimize QP stamping
[deliverable/linux.git] / drivers / infiniband / hw / mlx4 / qp.c
CommitLineData
225c7b1f
RD		 1/*
2 * Copyright (c) 2007 Cisco Systems, Inc. All rights reserved.
3 *
4 * This software is available to you under a choice of one of two
5 * licenses. You may choose to be licensed under the terms of the GNU
6 * General Public License (GPL) Version 2, available from the file
7 * COPYING in the main directory of this source tree, or the
8 * OpenIB.org BSD license below:
9 *
10 * Redistribution and use in source and binary forms, with or
11 * without modification, are permitted provided that the following
12 * conditions are met:
13 *
14 * - Redistributions of source code must retain the above
15 * copyright notice, this list of conditions and the following
16 * disclaimer.
17 *
18 * - Redistributions in binary form must reproduce the above
19 * copyright notice, this list of conditions and the following
20 * disclaimer in the documentation and/or other materials
21 * provided with the distribution.
22 *
23 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
24 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
25 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
26 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
27 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
28 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
29 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
30 * SOFTWARE.
31 */
32
ea54b10c
JM		 33#include <linux/log2.h>
34
225c7b1f
RD		 35#include <rdma/ib_cache.h>
36#include <rdma/ib_pack.h>
37
38#include <linux/mlx4/qp.h>
39
40#include "mlx4_ib.h"
41#include "user.h"
42
43enum {
44 MLX4_IB_ACK_REQ_FREQ = 8,
45};
46
47enum {
48 MLX4_IB_DEFAULT_SCHED_QUEUE = 0x83,
49 MLX4_IB_DEFAULT_QP0_SCHED_QUEUE = 0x3f
50};
51
52enum {
53 /*
54 * Largest possible UD header: send with GRH and immediate data.
55 */
56 MLX4_IB_UD_HEADER_SIZE = 72
57};
58
59struct mlx4_ib_sqp {
60 struct mlx4_ib_qp qp;
61 int pkey_index;
62 u32 qkey;
63 u32 send_psn;
64 struct ib_ud_header ud_header;
65 u8 header_buf[MLX4_IB_UD_HEADER_SIZE];
66};
67
83904132
JM		 68enum {
69 MLX4_IB_MIN_SQ_STRIDE = 6
70};
71
225c7b1f
RD		 72static const __be32 mlx4_ib_opcode[] = {
73 [IB_WR_SEND] = __constant_cpu_to_be32(MLX4_OPCODE_SEND),
b832be1e 74 [IB_WR_LSO] = __constant_cpu_to_be32(MLX4_OPCODE_LSO),
225c7b1f
RD		 75 [IB_WR_SEND_WITH_IMM] = __constant_cpu_to_be32(MLX4_OPCODE_SEND_IMM),
76 [IB_WR_RDMA_WRITE] = __constant_cpu_to_be32(MLX4_OPCODE_RDMA_WRITE),
77 [IB_WR_RDMA_WRITE_WITH_IMM] = __constant_cpu_to_be32(MLX4_OPCODE_RDMA_WRITE_IMM),
78 [IB_WR_RDMA_READ] = __constant_cpu_to_be32(MLX4_OPCODE_RDMA_READ),
79 [IB_WR_ATOMIC_CMP_AND_SWP] = __constant_cpu_to_be32(MLX4_OPCODE_ATOMIC_CS),
80 [IB_WR_ATOMIC_FETCH_AND_ADD] = __constant_cpu_to_be32(MLX4_OPCODE_ATOMIC_FA),
81};
82
83static struct mlx4_ib_sqp *to_msqp(struct mlx4_ib_qp *mqp)
84{
85 return container_of(mqp, struct mlx4_ib_sqp, qp);
86}
87
88static int is_sqp(struct mlx4_ib_dev *dev, struct mlx4_ib_qp *qp)
89{
90 return qp->mqp.qpn >= dev->dev->caps.sqp_start &&
91 qp->mqp.qpn <= dev->dev->caps.sqp_start + 3;
92}
93
94static int is_qp0(struct mlx4_ib_dev *dev, struct mlx4_ib_qp *qp)
95{
96 return qp->mqp.qpn >= dev->dev->caps.sqp_start &&
97 qp->mqp.qpn <= dev->dev->caps.sqp_start + 1;
98}
99
100static void *get_wqe(struct mlx4_ib_qp *qp, int offset)
101{
1c69fc2a 102 return mlx4_buf_offset(&qp->buf, offset);
225c7b1f
RD		 103}
104
105static void *get_recv_wqe(struct mlx4_ib_qp *qp, int n)
106{
107 return get_wqe(qp, qp->rq.offset + (n << qp->rq.wqe_shift));
108}
109
110static void *get_send_wqe(struct mlx4_ib_qp *qp, int n)
111{
112 return get_wqe(qp, qp->sq.offset + (n << qp->sq.wqe_shift));
113}
114
0e6e7416
RD		 115/*
116 * Stamp a SQ WQE so that it is invalid if prefetched by marking the
ea54b10c
JM		 117 * first four bytes of every 64 byte chunk with
118 * 0x7FFFFFF | (invalid_ownership_value << 31).
119 *
120 * When the max work request size is less than or equal to the WQE
121 * basic block size, as an optimization, we can stamp all WQEs with
122 * 0xffffffff, and skip the very first chunk of each WQE.
0e6e7416 123 */
ea54b10c 124static void stamp_send_wqe(struct mlx4_ib_qp *qp, int n, int size)
0e6e7416 125{
d2ae16d5 126 __be32 *wqe;
0e6e7416 127 int i;
ea54b10c
JM		 128 int s;
129 int ind;
130 void *buf;
131 __be32 stamp;
9670e553 132 struct mlx4_wqe_ctrl_seg *ctrl;
ea54b10c 133
ea54b10c 134 if (qp->sq_max_wqes_per_wr > 1) {
9670e553 135 s = roundup(size, 1U << qp->sq.wqe_shift);
ea54b10c
JM		 136 for (i = 0; i < s; i += 64) {
137 ind = (i >> qp->sq.wqe_shift) + n;
138 stamp = ind & qp->sq.wqe_cnt ? cpu_to_be32(0x7fffffff) :
139 cpu_to_be32(0xffffffff);
140 buf = get_send_wqe(qp, ind & (qp->sq.wqe_cnt - 1));
141 wqe = buf + (i & ((1 << qp->sq.wqe_shift) - 1));
142 *wqe = stamp;
143 }
144 } else {
9670e553
EC		 145 ctrl = buf = get_send_wqe(qp, n & (qp->sq.wqe_cnt - 1));
146 s = (ctrl->fence_size & 0x3f) << 4;
ea54b10c
JM		 147 for (i = 64; i < s; i += 64) {
148 wqe = buf + i;
d2ae16d5 149 *wqe = cpu_to_be32(0xffffffff);
ea54b10c
JM		 150 }
151 }
152}
153
154static void post_nop_wqe(struct mlx4_ib_qp *qp, int n, int size)
155{
156 struct mlx4_wqe_ctrl_seg *ctrl;
157 struct mlx4_wqe_inline_seg *inl;
158 void *wqe;
159 int s;
160
161 ctrl = wqe = get_send_wqe(qp, n & (qp->sq.wqe_cnt - 1));
162 s = sizeof(struct mlx4_wqe_ctrl_seg);
163
164 if (qp->ibqp.qp_type == IB_QPT_UD) {
165 struct mlx4_wqe_datagram_seg *dgram = wqe + sizeof *ctrl;
166 struct mlx4_av *av = (struct mlx4_av *)dgram->av;
167 memset(dgram, 0, sizeof *dgram);
168 av->port_pd = cpu_to_be32((qp->port << 24) | to_mpd(qp->ibqp.pd)->pdn);
169 s += sizeof(struct mlx4_wqe_datagram_seg);
170 }
171
172 /* Pad the remainder of the WQE with an inline data segment. */
173 if (size > s) {
174 inl = wqe + s;
175 inl->byte_count = cpu_to_be32(1 << 31 | (size - s - sizeof *inl));
176 }
177 ctrl->srcrb_flags = 0;
178 ctrl->fence_size = size / 16;
179 /*
180 * Make sure descriptor is fully written before setting ownership bit
181 * (because HW can start executing as soon as we do).
182 */
183 wmb();
184
185 ctrl->owner_opcode = cpu_to_be32(MLX4_OPCODE_NOP | MLX4_WQE_CTRL_NEC) |
186 (n & qp->sq.wqe_cnt ? cpu_to_be32(1 << 31) : 0);
0e6e7416 187
ea54b10c
JM		 188 stamp_send_wqe(qp, n + qp->sq_spare_wqes, size);
189}
190
191/* Post NOP WQE to prevent wrap-around in the middle of WR */
192static inline unsigned pad_wraparound(struct mlx4_ib_qp *qp, int ind)
193{
194 unsigned s = qp->sq.wqe_cnt - (ind & (qp->sq.wqe_cnt - 1));
195 if (unlikely(s < qp->sq_max_wqes_per_wr)) {
196 post_nop_wqe(qp, ind, s << qp->sq.wqe_shift);
197 ind += s;
198 }
199 return ind;
0e6e7416
RD		 200}
201
225c7b1f
RD		 202static void mlx4_ib_qp_event(struct mlx4_qp *qp, enum mlx4_event type)
203{
204 struct ib_event event;
205 struct ib_qp *ibqp = &to_mibqp(qp)->ibqp;
206
207 if (type == MLX4_EVENT_TYPE_PATH_MIG)
208 to_mibqp(qp)->port = to_mibqp(qp)->alt_port;
209
210 if (ibqp->event_handler) {
211 event.device = ibqp->device;
212 event.element.qp = ibqp;
213 switch (type) {
214 case MLX4_EVENT_TYPE_PATH_MIG:
215 event.event = IB_EVENT_PATH_MIG;
216 break;
217 case MLX4_EVENT_TYPE_COMM_EST:
218 event.event = IB_EVENT_COMM_EST;
219 break;
220 case MLX4_EVENT_TYPE_SQ_DRAINED:
221 event.event = IB_EVENT_SQ_DRAINED;
222 break;
223 case MLX4_EVENT_TYPE_SRQ_QP_LAST_WQE:
224 event.event = IB_EVENT_QP_LAST_WQE_REACHED;
225 break;
226 case MLX4_EVENT_TYPE_WQ_CATAS_ERROR:
227 event.event = IB_EVENT_QP_FATAL;
228 break;
229 case MLX4_EVENT_TYPE_PATH_MIG_FAILED:
230 event.event = IB_EVENT_PATH_MIG_ERR;
231 break;
232 case MLX4_EVENT_TYPE_WQ_INVAL_REQ_ERROR:
233 event.event = IB_EVENT_QP_REQ_ERR;
234 break;
235 case MLX4_EVENT_TYPE_WQ_ACCESS_ERROR:
236 event.event = IB_EVENT_QP_ACCESS_ERR;
237 break;
238 default:
239 printk(KERN_WARNING "mlx4_ib: Unexpected event type %d "
240 "on QP %06x\n", type, qp->qpn);
241 return;
242 }
243
244 ibqp->event_handler(&event, ibqp->qp_context);
245 }
246}
247
b832be1e 248static int send_wqe_overhead(enum ib_qp_type type, u32 flags)
225c7b1f
RD		 249{
250 /*
251 * UD WQEs must have a datagram segment.
252 * RC and UC WQEs might have a remote address segment.
253 * MLX WQEs need two extra inline data segments (for the UD
254 * header and space for the ICRC).
255 */
256 switch (type) {
257 case IB_QPT_UD:
258 return sizeof (struct mlx4_wqe_ctrl_seg) +
b832be1e
EC		 259 sizeof (struct mlx4_wqe_datagram_seg) +
260 ((flags & MLX4_IB_QP_LSO) ? 64 : 0);
225c7b1f
RD		 261 case IB_QPT_UC:
262 return sizeof (struct mlx4_wqe_ctrl_seg) +
263 sizeof (struct mlx4_wqe_raddr_seg);
264 case IB_QPT_RC:
265 return sizeof (struct mlx4_wqe_ctrl_seg) +
266 sizeof (struct mlx4_wqe_atomic_seg) +
267 sizeof (struct mlx4_wqe_raddr_seg);
268 case IB_QPT_SMI:
269 case IB_QPT_GSI:
270 return sizeof (struct mlx4_wqe_ctrl_seg) +
271 ALIGN(MLX4_IB_UD_HEADER_SIZE +
e61ef241
RD		 272 DIV_ROUND_UP(MLX4_IB_UD_HEADER_SIZE,
273 MLX4_INLINE_ALIGN) *
225c7b1f
RD		 274 sizeof (struct mlx4_wqe_inline_seg),
275 sizeof (struct mlx4_wqe_data_seg)) +
276 ALIGN(4 +
277 sizeof (struct mlx4_wqe_inline_seg),
278 sizeof (struct mlx4_wqe_data_seg));
279 default:
280 return sizeof (struct mlx4_wqe_ctrl_seg);
281 }
282}
283
2446304d 284static int set_rq_size(struct mlx4_ib_dev *dev, struct ib_qp_cap *cap,
a4cd7ed8 285 int is_user, int has_srq, struct mlx4_ib_qp *qp)
225c7b1f 286{
2446304d
EC		 287 /* Sanity check RQ size before proceeding */
288 if (cap->max_recv_wr > dev->dev->caps.max_wqes ||
289 cap->max_recv_sge > dev->dev->caps.max_rq_sg)
290 return -EINVAL;
291
a4cd7ed8
RD		 292 if (has_srq) {
293 /* QPs attached to an SRQ should have no RQ */
294 if (cap->max_recv_wr)
295 return -EINVAL;
2446304d 296
0e6e7416 297 qp->rq.wqe_cnt = qp->rq.max_gs = 0;
a4cd7ed8
RD		 298 } else {
299 /* HW requires >= 1 RQ entry with >= 1 gather entry */
300 if (is_user && (!cap->max_recv_wr || !cap->max_recv_sge))
301 return -EINVAL;
302
0e6e7416 303 qp->rq.wqe_cnt = roundup_pow_of_two(max(1U, cap->max_recv_wr));
42c059ea 304 qp->rq.max_gs = roundup_pow_of_two(max(1U, cap->max_recv_sge));
a4cd7ed8
RD		 305 qp->rq.wqe_shift = ilog2(qp->rq.max_gs * sizeof (struct mlx4_wqe_data_seg));
306 }
2446304d 307
0e6e7416 308 cap->max_recv_wr = qp->rq.max_post = qp->rq.wqe_cnt;
2446304d
EC		 309 cap->max_recv_sge = qp->rq.max_gs;
310
311 return 0;
312}
313
314static int set_kernel_sq_size(struct mlx4_ib_dev *dev, struct ib_qp_cap *cap,
315 enum ib_qp_type type, struct mlx4_ib_qp *qp)
316{
ea54b10c
JM		 317 int s;
318
2446304d 319 /* Sanity check SQ size before proceeding */
225c7b1f 320 if (cap->max_send_wr > dev->dev->caps.max_wqes ||
225c7b1f 321 cap->max_send_sge > dev->dev->caps.max_sq_sg ||
b832be1e 322 cap->max_inline_data + send_wqe_overhead(type, qp->flags) +
225c7b1f
RD		 323 sizeof (struct mlx4_wqe_inline_seg) > dev->dev->caps.max_sq_desc_sz)
324 return -EINVAL;
325
326 /*
327 * For MLX transport we need 2 extra S/G entries:
328 * one for the header and one for the checksum at the end
329 */
330 if ((type == IB_QPT_SMI || type == IB_QPT_GSI) &&
331 cap->max_send_sge + 2 > dev->dev->caps.max_sq_sg)
332 return -EINVAL;
333
ea54b10c
JM		 334 s = max(cap->max_send_sge * sizeof (struct mlx4_wqe_data_seg),
335 cap->max_inline_data + sizeof (struct mlx4_wqe_inline_seg)) +
b832be1e 336 send_wqe_overhead(type, qp->flags);
225c7b1f 337
cd155c1c
RD		 338 if (s > dev->dev->caps.max_sq_desc_sz)
339 return -EINVAL;
340
0e6e7416 341 /*
ea54b10c
JM		 342 * Hermon supports shrinking WQEs, such that a single work
343 * request can include multiple units of 1 << wqe_shift. This
344 * way, work requests can differ in size, and do not have to
345 * be a power of 2 in size, saving memory and speeding up send
346 * WR posting. Unfortunately, if we do this then the
347 * wqe_index field in CQEs can't be used to look up the WR ID
348 * anymore, so we do this only if selective signaling is off.
349 *
350 * Further, on 32-bit platforms, we can't use vmap() to make
351 * the QP buffer virtually contigious. Thus we have to use
352 * constant-sized WRs to make sure a WR is always fully within
353 * a single page-sized chunk.
354 *
355 * Finally, we use NOP work requests to pad the end of the
356 * work queue, to avoid wrap-around in the middle of WR. We
357 * set NEC bit to avoid getting completions with error for
358 * these NOP WRs, but since NEC is only supported starting
359 * with firmware 2.2.232, we use constant-sized WRs for older
360 * firmware.
361 *
362 * And, since MLX QPs only support SEND, we use constant-sized
363 * WRs in this case.
364 *
365 * We look for the smallest value of wqe_shift such that the
366 * resulting number of wqes does not exceed device
367 * capabilities.
368 *
369 * We set WQE size to at least 64 bytes, this way stamping
370 * invalidates each WQE.
0e6e7416 371 */
ea54b10c
JM		 372 if (dev->dev->caps.fw_ver >= MLX4_FW_VER_WQE_CTRL_NEC &&
373 qp->sq_signal_bits && BITS_PER_LONG == 64 &&
374 type != IB_QPT_SMI && type != IB_QPT_GSI)
375 qp->sq.wqe_shift = ilog2(64);
376 else
377 qp->sq.wqe_shift = ilog2(roundup_pow_of_two(s));
378
379 for (;;) {
ea54b10c
JM		 380 qp->sq_max_wqes_per_wr = DIV_ROUND_UP(s, 1U << qp->sq.wqe_shift);
381
382 /*
383 * We need to leave 2 KB + 1 WR of headroom in the SQ to
384 * allow HW to prefetch.
385 */
386 qp->sq_spare_wqes = (2048 >> qp->sq.wqe_shift) + qp->sq_max_wqes_per_wr;
387 qp->sq.wqe_cnt = roundup_pow_of_two(cap->max_send_wr *
388 qp->sq_max_wqes_per_wr +
389 qp->sq_spare_wqes);
390
391 if (qp->sq.wqe_cnt <= dev->dev->caps.max_wqes)
392 break;
393
394 if (qp->sq_max_wqes_per_wr <= 1)
395 return -EINVAL;
396
397 ++qp->sq.wqe_shift;
398 }
399
cd155c1c
RD		 400 qp->sq.max_gs = (min(dev->dev->caps.max_sq_desc_sz,
401 (qp->sq_max_wqes_per_wr << qp->sq.wqe_shift)) -
b832be1e
EC		 402 send_wqe_overhead(type, qp->flags)) /
403 sizeof (struct mlx4_wqe_data_seg);
0e6e7416
RD		 404
405 qp->buf_size = (qp->rq.wqe_cnt << qp->rq.wqe_shift) +
406 (qp->sq.wqe_cnt << qp->sq.wqe_shift);
225c7b1f
RD		 407 if (qp->rq.wqe_shift > qp->sq.wqe_shift) {
408 qp->rq.offset = 0;
0e6e7416 409 qp->sq.offset = qp->rq.wqe_cnt << qp->rq.wqe_shift;
225c7b1f 410 } else {
0e6e7416 411 qp->rq.offset = qp->sq.wqe_cnt << qp->sq.wqe_shift;
225c7b1f
RD		 412 qp->sq.offset = 0;
413 }
414
ea54b10c
JM		 415 cap->max_send_wr = qp->sq.max_post =
416 (qp->sq.wqe_cnt - qp->sq_spare_wqes) / qp->sq_max_wqes_per_wr;
cd155c1c
RD		 417 cap->max_send_sge = min(qp->sq.max_gs,
418 min(dev->dev->caps.max_sq_sg,
419 dev->dev->caps.max_rq_sg));
54e95f8d
RD		 420 /* We don't support inline sends for kernel QPs (yet) */
421 cap->max_inline_data = 0;
225c7b1f
RD		 422
423 return 0;
424}
425
83904132
JM		 426static int set_user_sq_size(struct mlx4_ib_dev *dev,
427 struct mlx4_ib_qp *qp,
2446304d
EC		 428 struct mlx4_ib_create_qp *ucmd)
429{
83904132
JM		 430 /* Sanity check SQ size before proceeding */
431 if ((1 << ucmd->log_sq_bb_count) > dev->dev->caps.max_wqes ||
432 ucmd->log_sq_stride >
433 ilog2(roundup_pow_of_two(dev->dev->caps.max_sq_desc_sz)) ||
434 ucmd->log_sq_stride < MLX4_IB_MIN_SQ_STRIDE)
435 return -EINVAL;
436
0e6e7416 437 qp->sq.wqe_cnt = 1 << ucmd->log_sq_bb_count;
2446304d
EC		 438 qp->sq.wqe_shift = ucmd->log_sq_stride;
439
0e6e7416
RD		 440 qp->buf_size = (qp->rq.wqe_cnt << qp->rq.wqe_shift) +
441 (qp->sq.wqe_cnt << qp->sq.wqe_shift);
2446304d
EC		 442
443 return 0;
444}
445
225c7b1f
RD		 446static int create_qp_common(struct mlx4_ib_dev *dev, struct ib_pd *pd,
447 struct ib_qp_init_attr *init_attr,
448 struct ib_udata *udata, int sqpn, struct mlx4_ib_qp *qp)
449{
225c7b1f 450 int err;
225c7b1f
RD		 451
452 mutex_init(&qp->mutex);
453 spin_lock_init(&qp->sq.lock);
454 spin_lock_init(&qp->rq.lock);
455
456 qp->state = IB_QPS_RESET;
457 qp->atomic_rd_en = 0;
458 qp->resp_depth = 0;
459
460 qp->rq.head = 0;
461 qp->rq.tail = 0;
462 qp->sq.head = 0;
463 qp->sq.tail = 0;
ea54b10c
JM		 464 qp->sq_next_wqe = 0;
465
466 if (init_attr->sq_sig_type == IB_SIGNAL_ALL_WR)
467 qp->sq_signal_bits = cpu_to_be32(MLX4_WQE_CTRL_CQ_UPDATE);
468 else
469 qp->sq_signal_bits = 0;
225c7b1f 470
a4cd7ed8 471 err = set_rq_size(dev, &init_attr->cap, !!pd->uobject, !!init_attr->srq, qp);
225c7b1f
RD		 472 if (err)
473 goto err;
474
475 if (pd->uobject) {
476 struct mlx4_ib_create_qp ucmd;
477
478 if (ib_copy_from_udata(&ucmd, udata, sizeof ucmd)) {
479 err = -EFAULT;
480 goto err;
481 }
482
0e6e7416
RD		 483 qp->sq_no_prefetch = ucmd.sq_no_prefetch;
484
83904132 485 err = set_user_sq_size(dev, qp, &ucmd);
2446304d
EC		 486 if (err)
487 goto err;
488
225c7b1f 489 qp->umem = ib_umem_get(pd->uobject->context, ucmd.buf_addr,
cb9fbc5c 490 qp->buf_size, 0, 0);
225c7b1f
RD		 491 if (IS_ERR(qp->umem)) {
492 err = PTR_ERR(qp->umem);
493 goto err;
494 }
495
496 err = mlx4_mtt_init(dev->dev, ib_umem_page_count(qp->umem),
497 ilog2(qp->umem->page_size), &qp->mtt);
498 if (err)
499 goto err_buf;
500
501 err = mlx4_ib_umem_write_mtt(dev, &qp->mtt, qp->umem);
502 if (err)
503 goto err_mtt;
504
02d89b87
RD		 505 if (!init_attr->srq) {
506 err = mlx4_ib_db_map_user(to_mucontext(pd->uobject->context),
507 ucmd.db_addr, &qp->db);
508 if (err)
509 goto err_mtt;
510 }
225c7b1f 511 } else {
0e6e7416
RD		 512 qp->sq_no_prefetch = 0;
513
b832be1e
EC		 514 if (init_attr->create_flags & IB_QP_CREATE_IPOIB_UD_LSO)
515 qp->flags |= MLX4_IB_QP_LSO;
516
2446304d
EC		 517 err = set_kernel_sq_size(dev, &init_attr->cap, init_attr->qp_type, qp);
518 if (err)
519 goto err;
520
02d89b87 521 if (!init_attr->srq) {
6296883c 522 err = mlx4_db_alloc(dev->dev, &qp->db, 0);
02d89b87
RD		 523 if (err)
524 goto err;
225c7b1f 525
02d89b87
RD		 526 *qp->db.db = 0;
527 }
225c7b1f
RD		 528
529 if (mlx4_buf_alloc(dev->dev, qp->buf_size, PAGE_SIZE * 2, &qp->buf)) {
530 err = -ENOMEM;
531 goto err_db;
532 }
533
534 err = mlx4_mtt_init(dev->dev, qp->buf.npages, qp->buf.page_shift,
535 &qp->mtt);
536 if (err)
537 goto err_buf;
538
539 err = mlx4_buf_write_mtt(dev->dev, &qp->mtt, &qp->buf);
540 if (err)
541 goto err_mtt;
542
0e6e7416
RD		 543 qp->sq.wrid = kmalloc(qp->sq.wqe_cnt * sizeof (u64), GFP_KERNEL);
544 qp->rq.wrid = kmalloc(qp->rq.wqe_cnt * sizeof (u64), GFP_KERNEL);
225c7b1f
RD		 545
546 if (!qp->sq.wrid || !qp->rq.wrid) {
547 err = -ENOMEM;
548 goto err_wrid;
549 }
225c7b1f
RD		 550 }
551
552 err = mlx4_qp_alloc(dev->dev, sqpn, &qp->mqp);
553 if (err)
554 goto err_wrid;
555
556 /*
557 * Hardware wants QPN written in big-endian order (after
558 * shifting) for send doorbell. Precompute this value to save
559 * a little bit when posting sends.
560 */
561 qp->doorbell_qpn = swab32(qp->mqp.qpn << 8);
562
225c7b1f
RD		 563 qp->mqp.event = mlx4_ib_qp_event;
564
565 return 0;
566
567err_wrid:
23f1b384
RD		 568 if (pd->uobject) {
569 if (!init_attr->srq)
570 mlx4_ib_db_unmap_user(to_mucontext(pd->uobject->context),
571 &qp->db);
572 } else {
225c7b1f
RD		 573 kfree(qp->sq.wrid);
574 kfree(qp->rq.wrid);
575 }
576
577err_mtt:
578 mlx4_mtt_cleanup(dev->dev, &qp->mtt);
579
580err_buf:
581 if (pd->uobject)
582 ib_umem_release(qp->umem);
583 else
584 mlx4_buf_free(dev->dev, qp->buf_size, &qp->buf);
585
586err_db:
02d89b87 587 if (!pd->uobject && !init_attr->srq)
6296883c 588 mlx4_db_free(dev->dev, &qp->db);
225c7b1f
RD		 589
590err:
591 return err;
592}
593
594static enum mlx4_qp_state to_mlx4_state(enum ib_qp_state state)
595{
596 switch (state) {
597 case IB_QPS_RESET: return MLX4_QP_STATE_RST;
598 case IB_QPS_INIT: return MLX4_QP_STATE_INIT;
599 case IB_QPS_RTR: return MLX4_QP_STATE_RTR;
600 case IB_QPS_RTS: return MLX4_QP_STATE_RTS;
601 case IB_QPS_SQD: return MLX4_QP_STATE_SQD;
602 case IB_QPS_SQE: return MLX4_QP_STATE_SQER;
603 case IB_QPS_ERR: return MLX4_QP_STATE_ERR;
604 default: return -1;
605 }
606}
607
608static void mlx4_ib_lock_cqs(struct mlx4_ib_cq *send_cq, struct mlx4_ib_cq *recv_cq)
609{
610 if (send_cq == recv_cq)
611 spin_lock_irq(&send_cq->lock);
612 else if (send_cq->mcq.cqn < recv_cq->mcq.cqn) {
613 spin_lock_irq(&send_cq->lock);
614 spin_lock_nested(&recv_cq->lock, SINGLE_DEPTH_NESTING);
615 } else {
616 spin_lock_irq(&recv_cq->lock);
617 spin_lock_nested(&send_cq->lock, SINGLE_DEPTH_NESTING);
618 }
619}
620
621static void mlx4_ib_unlock_cqs(struct mlx4_ib_cq *send_cq, struct mlx4_ib_cq *recv_cq)
622{
623 if (send_cq == recv_cq)
624 spin_unlock_irq(&send_cq->lock);
625 else if (send_cq->mcq.cqn < recv_cq->mcq.cqn) {
626 spin_unlock(&recv_cq->lock);
627 spin_unlock_irq(&send_cq->lock);
628 } else {
629 spin_unlock(&send_cq->lock);
630 spin_unlock_irq(&recv_cq->lock);
631 }
632}
633
634static void destroy_qp_common(struct mlx4_ib_dev *dev, struct mlx4_ib_qp *qp,
635 int is_user)
636{
637 struct mlx4_ib_cq *send_cq, *recv_cq;
638
639 if (qp->state != IB_QPS_RESET)
640 if (mlx4_qp_modify(dev->dev, NULL, to_mlx4_state(qp->state),
641 MLX4_QP_STATE_RST, NULL, 0, 0, &qp->mqp))
642 printk(KERN_WARNING "mlx4_ib: modify QP %06x to RESET failed.\n",
643 qp->mqp.qpn);
644
645 send_cq = to_mcq(qp->ibqp.send_cq);
646 recv_cq = to_mcq(qp->ibqp.recv_cq);
647
648 mlx4_ib_lock_cqs(send_cq, recv_cq);
649
650 if (!is_user) {
651 __mlx4_ib_cq_clean(recv_cq, qp->mqp.qpn,
652 qp->ibqp.srq ? to_msrq(qp->ibqp.srq): NULL);
653 if (send_cq != recv_cq)
654 __mlx4_ib_cq_clean(send_cq, qp->mqp.qpn, NULL);
655 }
656
657 mlx4_qp_remove(dev->dev, &qp->mqp);
658
659 mlx4_ib_unlock_cqs(send_cq, recv_cq);
660
661 mlx4_qp_free(dev->dev, &qp->mqp);
662 mlx4_mtt_cleanup(dev->dev, &qp->mtt);
663
664 if (is_user) {
02d89b87
RD		 665 if (!qp->ibqp.srq)
666 mlx4_ib_db_unmap_user(to_mucontext(qp->ibqp.uobject->context),
667 &qp->db);
225c7b1f
RD		 668 ib_umem_release(qp->umem);
669 } else {
670 kfree(qp->sq.wrid);
671 kfree(qp->rq.wrid);
672 mlx4_buf_free(dev->dev, qp->buf_size, &qp->buf);
02d89b87 673 if (!qp->ibqp.srq)
6296883c 674 mlx4_db_free(dev->dev, &qp->db);
225c7b1f
RD		 675 }
676}
677
678struct ib_qp *mlx4_ib_create_qp(struct ib_pd *pd,
679 struct ib_qp_init_attr *init_attr,
680 struct ib_udata *udata)
681{
682 struct mlx4_ib_dev *dev = to_mdev(pd->device);
683 struct mlx4_ib_sqp *sqp;
684 struct mlx4_ib_qp *qp;
685 int err;
686
b832be1e
EC		 687 /* We only support LSO, and only for kernel UD QPs. */
688 if (init_attr->create_flags & ~IB_QP_CREATE_IPOIB_UD_LSO)
689 return ERR_PTR(-EINVAL);
690 if (init_attr->create_flags & IB_QP_CREATE_IPOIB_UD_LSO &&
691 (pd->uobject || init_attr->qp_type != IB_QPT_UD))
b846f25a
EC		 692 return ERR_PTR(-EINVAL);
693
225c7b1f
RD		 694 switch (init_attr->qp_type) {
695 case IB_QPT_RC:
696 case IB_QPT_UC:
697 case IB_QPT_UD:
698 {
699 qp = kmalloc(sizeof *qp, GFP_KERNEL);
700 if (!qp)
701 return ERR_PTR(-ENOMEM);
702
703 err = create_qp_common(dev, pd, init_attr, udata, 0, qp);
704 if (err) {
705 kfree(qp);
706 return ERR_PTR(err);
707 }
708
709 qp->ibqp.qp_num = qp->mqp.qpn;
710
711 break;
712 }
713 case IB_QPT_SMI:
714 case IB_QPT_GSI:
715 {
716 /* Userspace is not allowed to create special QPs: */
717 if (pd->uobject)
718 return ERR_PTR(-EINVAL);
719
720 sqp = kmalloc(sizeof *sqp, GFP_KERNEL);
721 if (!sqp)
722 return ERR_PTR(-ENOMEM);
723
724 qp = &sqp->qp;
725
726 err = create_qp_common(dev, pd, init_attr, udata,
727 dev->dev->caps.sqp_start +
728 (init_attr->qp_type == IB_QPT_SMI ? 0 : 2) +
729 init_attr->port_num - 1,
730 qp);
731 if (err) {
732 kfree(sqp);
733 return ERR_PTR(err);
734 }
735
736 qp->port = init_attr->port_num;
737 qp->ibqp.qp_num = init_attr->qp_type == IB_QPT_SMI ? 0 : 1;
738
739 break;
740 }
741 default:
742 /* Don't support raw QPs */
743 return ERR_PTR(-EINVAL);
744 }
745
746 return &qp->ibqp;
747}
748
749int mlx4_ib_destroy_qp(struct ib_qp *qp)
750{
751 struct mlx4_ib_dev *dev = to_mdev(qp->device);
752 struct mlx4_ib_qp *mqp = to_mqp(qp);
753
754 if (is_qp0(dev, mqp))
755 mlx4_CLOSE_PORT(dev->dev, mqp->port);
756
757 destroy_qp_common(dev, mqp, !!qp->pd->uobject);
758
759 if (is_sqp(dev, mqp))
760 kfree(to_msqp(mqp));
761 else
762 kfree(mqp);
763
764 return 0;
765}
766
225c7b1f
RD		 767static int to_mlx4_st(enum ib_qp_type type)
768{
769 switch (type) {
770 case IB_QPT_RC: return MLX4_QP_ST_RC;
771 case IB_QPT_UC: return MLX4_QP_ST_UC;
772 case IB_QPT_UD: return MLX4_QP_ST_UD;
773 case IB_QPT_SMI:
774 case IB_QPT_GSI: return MLX4_QP_ST_MLX;
775 default: return -1;
776 }
777}
778
65adfa91 779static __be32 to_mlx4_access_flags(struct mlx4_ib_qp *qp, const struct ib_qp_attr *attr,
225c7b1f
RD		 780 int attr_mask)
781{
782 u8 dest_rd_atomic;
783 u32 access_flags;
784 u32 hw_access_flags = 0;
785
786 if (attr_mask & IB_QP_MAX_DEST_RD_ATOMIC)
787 dest_rd_atomic = attr->max_dest_rd_atomic;
788 else
789 dest_rd_atomic = qp->resp_depth;
790
791 if (attr_mask & IB_QP_ACCESS_FLAGS)
792 access_flags = attr->qp_access_flags;
793 else
794 access_flags = qp->atomic_rd_en;
795
796 if (!dest_rd_atomic)
797 access_flags &= IB_ACCESS_REMOTE_WRITE;
798
799 if (access_flags & IB_ACCESS_REMOTE_READ)
800 hw_access_flags |= MLX4_QP_BIT_RRE;
801 if (access_flags & IB_ACCESS_REMOTE_ATOMIC)
802 hw_access_flags |= MLX4_QP_BIT_RAE;
803 if (access_flags & IB_ACCESS_REMOTE_WRITE)
804 hw_access_flags |= MLX4_QP_BIT_RWE;
805
806 return cpu_to_be32(hw_access_flags);
807}
808
65adfa91 809static void store_sqp_attrs(struct mlx4_ib_sqp *sqp, const struct ib_qp_attr *attr,
225c7b1f
RD		 810 int attr_mask)
811{
812 if (attr_mask & IB_QP_PKEY_INDEX)
813 sqp->pkey_index = attr->pkey_index;
814 if (attr_mask & IB_QP_QKEY)
815 sqp->qkey = attr->qkey;
816 if (attr_mask & IB_QP_SQ_PSN)
817 sqp->send_psn = attr->sq_psn;
818}
819
820static void mlx4_set_sched(struct mlx4_qp_path *path, u8 port)
821{
822 path->sched_queue = (path->sched_queue & 0xbf) | ((port - 1) << 6);
823}
824
65adfa91 825static int mlx4_set_path(struct mlx4_ib_dev *dev, const struct ib_ah_attr *ah,
225c7b1f
RD		 826 struct mlx4_qp_path *path, u8 port)
827{
828 path->grh_mylmc = ah->src_path_bits & 0x7f;
829 path->rlid = cpu_to_be16(ah->dlid);
830 if (ah->static_rate) {
831 path->static_rate = ah->static_rate + MLX4_STAT_RATE_OFFSET;
832 while (path->static_rate > IB_RATE_2_5_GBPS + MLX4_STAT_RATE_OFFSET &&
833 !(1 << path->static_rate & dev->dev->caps.stat_rate_support))
834 --path->static_rate;
835 } else
836 path->static_rate = 0;
837 path->counter_index = 0xff;
838
839 if (ah->ah_flags & IB_AH_GRH) {
5ae2a7a8 840 if (ah->grh.sgid_index >= dev->dev->caps.gid_table_len[port]) {
225c7b1f 841 printk(KERN_ERR "sgid_index (%u) too large. max is %d\n",
5ae2a7a8 842 ah->grh.sgid_index, dev->dev->caps.gid_table_len[port] - 1);
225c7b1f
RD		 843 return -1;
844 }
845
846 path->grh_mylmc |= 1 << 7;
847 path->mgid_index = ah->grh.sgid_index;
848 path->hop_limit = ah->grh.hop_limit;
849 path->tclass_flowlabel =
850 cpu_to_be32((ah->grh.traffic_class << 20) |
851 (ah->grh.flow_label));
852 memcpy(path->rgid, ah->grh.dgid.raw, 16);
853 }
854
855 path->sched_queue = MLX4_IB_DEFAULT_SCHED_QUEUE |
856 ((port - 1) << 6) | ((ah->sl & 0xf) << 2);
857
858 return 0;
859}
860
65adfa91
MT		 861static int __mlx4_ib_modify_qp(struct ib_qp *ibqp,
862 const struct ib_qp_attr *attr, int attr_mask,
863 enum ib_qp_state cur_state, enum ib_qp_state new_state)
225c7b1f
RD		 864{
865 struct mlx4_ib_dev *dev = to_mdev(ibqp->device);
866 struct mlx4_ib_qp *qp = to_mqp(ibqp);
867 struct mlx4_qp_context *context;
868 enum mlx4_qp_optpar optpar = 0;
225c7b1f
RD		 869 int sqd_event;
870 int err = -EINVAL;
871
872 context = kzalloc(sizeof *context, GFP_KERNEL);
873 if (!context)
874 return -ENOMEM;
875
225c7b1f
RD		 876 context->flags = cpu_to_be32((to_mlx4_state(new_state) << 28) |
877 (to_mlx4_st(ibqp->qp_type) << 16));
878 context->flags |= cpu_to_be32(1 << 8); /* DE? */
879
880 if (!(attr_mask & IB_QP_PATH_MIG_STATE))
881 context->flags |= cpu_to_be32(MLX4_QP_PM_MIGRATED << 11);
882 else {
883 optpar |= MLX4_QP_OPTPAR_PM_STATE;
884 switch (attr->path_mig_state) {
885 case IB_MIG_MIGRATED:
886 context->flags |= cpu_to_be32(MLX4_QP_PM_MIGRATED << 11);
887 break;
888 case IB_MIG_REARM:
889 context->flags |= cpu_to_be32(MLX4_QP_PM_REARM << 11);
890 break;
891 case IB_MIG_ARMED:
892 context->flags |= cpu_to_be32(MLX4_QP_PM_ARMED << 11);
893 break;
894 }
895 }
896
b832be1e 897 if (ibqp->qp_type == IB_QPT_GSI || ibqp->qp_type == IB_QPT_SMI)
225c7b1f 898 context->mtu_msgmax = (IB_MTU_4096 << 5) | 11;
b832be1e
EC		 899 else if (ibqp->qp_type == IB_QPT_UD) {
900 if (qp->flags & MLX4_IB_QP_LSO)
901 context->mtu_msgmax = (IB_MTU_4096 << 5) |
902 ilog2(dev->dev->caps.max_gso_sz);
903 else
904 context->mtu_msgmax = (IB_MTU_4096 << 5) | 11;
905 } else if (attr_mask & IB_QP_PATH_MTU) {
225c7b1f
RD		 906 if (attr->path_mtu < IB_MTU_256 || attr->path_mtu > IB_MTU_4096) {
907 printk(KERN_ERR "path MTU (%u) is invalid\n",
908 attr->path_mtu);
f5b40431 909 goto out;
225c7b1f
RD		 910 }
911 context->mtu_msgmax = (attr->path_mtu << 5) | 31;
912 }
913
0e6e7416
RD		 914 if (qp->rq.wqe_cnt)
915 context->rq_size_stride = ilog2(qp->rq.wqe_cnt) << 3;
225c7b1f
RD		 916 context->rq_size_stride |= qp->rq.wqe_shift - 4;
917
0e6e7416
RD		 918 if (qp->sq.wqe_cnt)
919 context->sq_size_stride = ilog2(qp->sq.wqe_cnt) << 3;
225c7b1f
RD		 920 context->sq_size_stride |= qp->sq.wqe_shift - 4;
921
0e6e7416
RD		 922 if (cur_state == IB_QPS_RESET && new_state == IB_QPS_INIT)
923 context->sq_size_stride |= !!qp->sq_no_prefetch << 7;
924
225c7b1f
RD		 925 if (qp->ibqp.uobject)
926 context->usr_page = cpu_to_be32(to_mucontext(ibqp->uobject->context)->uar.index);
927 else
928 context->usr_page = cpu_to_be32(dev->priv_uar.index);
929
930 if (attr_mask & IB_QP_DEST_QPN)
931 context->remote_qpn = cpu_to_be32(attr->dest_qp_num);
932
933 if (attr_mask & IB_QP_PORT) {
934 if (cur_state == IB_QPS_SQD && new_state == IB_QPS_SQD &&
935 !(attr_mask & IB_QP_AV)) {
936 mlx4_set_sched(&context->pri_path, attr->port_num);
937 optpar |= MLX4_QP_OPTPAR_SCHED_QUEUE;
938 }
939 }
940
941 if (attr_mask & IB_QP_PKEY_INDEX) {
942 context->pri_path.pkey_index = attr->pkey_index;
943 optpar |= MLX4_QP_OPTPAR_PKEY_INDEX;
944 }
945
225c7b1f
RD		 946 if (attr_mask & IB_QP_AV) {
947 if (mlx4_set_path(dev, &attr->ah_attr, &context->pri_path,
f5b40431 948 attr_mask & IB_QP_PORT ? attr->port_num : qp->port))
225c7b1f 949 goto out;
225c7b1f
RD		 950
951 optpar |= (MLX4_QP_OPTPAR_PRIMARY_ADDR_PATH |
952 MLX4_QP_OPTPAR_SCHED_QUEUE);
953 }
954
955 if (attr_mask & IB_QP_TIMEOUT) {
956 context->pri_path.ackto = attr->timeout << 3;
957 optpar |= MLX4_QP_OPTPAR_ACK_TIMEOUT;
958 }
959
960 if (attr_mask & IB_QP_ALT_PATH) {
225c7b1f
RD		 961 if (attr->alt_port_num == 0 ||
962 attr->alt_port_num > dev->dev->caps.num_ports)
f5b40431 963 goto out;
225c7b1f 964
5ae2a7a8
RD		 965 if (attr->alt_pkey_index >=
966 dev->dev->caps.pkey_table_len[attr->alt_port_num])
f5b40431 967 goto out;
5ae2a7a8 968
225c7b1f
RD		 969 if (mlx4_set_path(dev, &attr->alt_ah_attr, &context->alt_path,
970 attr->alt_port_num))
f5b40431 971 goto out;
225c7b1f
RD		 972
973 context->alt_path.pkey_index = attr->alt_pkey_index;
974 context->alt_path.ackto = attr->alt_timeout << 3;
975 optpar |= MLX4_QP_OPTPAR_ALT_ADDR_PATH;
976 }
977
978 context->pd = cpu_to_be32(to_mpd(ibqp->pd)->pdn);
979 context->params1 = cpu_to_be32(MLX4_IB_ACK_REQ_FREQ << 28);
57f01b53
JM		 980
981 if (attr_mask & IB_QP_RNR_RETRY) {
982 context->params1 |= cpu_to_be32(attr->rnr_retry << 13);
983 optpar |= MLX4_QP_OPTPAR_RNR_RETRY;
984 }
985
225c7b1f
RD		 986 if (attr_mask & IB_QP_RETRY_CNT) {
987 context->params1 |= cpu_to_be32(attr->retry_cnt << 16);
988 optpar |= MLX4_QP_OPTPAR_RETRY_COUNT;
989 }
990
991 if (attr_mask & IB_QP_MAX_QP_RD_ATOMIC) {
992 if (attr->max_rd_atomic)
993 context->params1 |=
994 cpu_to_be32(fls(attr->max_rd_atomic - 1) << 21);
995 optpar |= MLX4_QP_OPTPAR_SRA_MAX;
996 }
997
998 if (attr_mask & IB_QP_SQ_PSN)
999 context->next_send_psn = cpu_to_be32(attr->sq_psn);
1000
1001 context->cqn_send = cpu_to_be32(to_mcq(ibqp->send_cq)->mcq.cqn);
1002
1003 if (attr_mask & IB_QP_MAX_DEST_RD_ATOMIC) {
1004 if (attr->max_dest_rd_atomic)
1005 context->params2 |=
1006 cpu_to_be32(fls(attr->max_dest_rd_atomic - 1) << 21);
1007 optpar |= MLX4_QP_OPTPAR_RRA_MAX;
1008 }
1009
1010 if (attr_mask & (IB_QP_ACCESS_FLAGS | IB_QP_MAX_DEST_RD_ATOMIC)) {
1011 context->params2 |= to_mlx4_access_flags(qp, attr, attr_mask);
1012 optpar |= MLX4_QP_OPTPAR_RWE | MLX4_QP_OPTPAR_RRE | MLX4_QP_OPTPAR_RAE;
1013 }
1014
1015 if (ibqp->srq)
1016 context->params2 |= cpu_to_be32(MLX4_QP_BIT_RIC);
1017
1018 if (attr_mask & IB_QP_MIN_RNR_TIMER) {
1019 context->rnr_nextrecvpsn |= cpu_to_be32(attr->min_rnr_timer << 24);
1020 optpar |= MLX4_QP_OPTPAR_RNR_TIMEOUT;
1021 }
1022 if (attr_mask & IB_QP_RQ_PSN)
1023 context->rnr_nextrecvpsn |= cpu_to_be32(attr->rq_psn);
1024
1025 context->cqn_recv = cpu_to_be32(to_mcq(ibqp->recv_cq)->mcq.cqn);
1026
1027 if (attr_mask & IB_QP_QKEY) {
1028 context->qkey = cpu_to_be32(attr->qkey);
1029 optpar |= MLX4_QP_OPTPAR_Q_KEY;
1030 }
1031
1032 if (ibqp->srq)
1033 context->srqn = cpu_to_be32(1 << 24 | to_msrq(ibqp->srq)->msrq.srqn);
1034
02d89b87 1035 if (!ibqp->srq && cur_state == IB_QPS_RESET && new_state == IB_QPS_INIT)
225c7b1f
RD		 1036 context->db_rec_addr = cpu_to_be64(qp->db.dma);
1037
1038 if (cur_state == IB_QPS_INIT &&
1039 new_state == IB_QPS_RTR &&
1040 (ibqp->qp_type == IB_QPT_GSI || ibqp->qp_type == IB_QPT_SMI ||
1041 ibqp->qp_type == IB_QPT_UD)) {
1042 context->pri_path.sched_queue = (qp->port - 1) << 6;
1043 if (is_qp0(dev, qp))
1044 context->pri_path.sched_queue |= MLX4_IB_DEFAULT_QP0_SCHED_QUEUE;
1045 else
1046 context->pri_path.sched_queue |= MLX4_IB_DEFAULT_SCHED_QUEUE;
1047 }
1048
1049 if (cur_state == IB_QPS_RTS && new_state == IB_QPS_SQD &&
1050 attr_mask & IB_QP_EN_SQD_ASYNC_NOTIFY && attr->en_sqd_async_notify)
1051 sqd_event = 1;
1052 else
1053 sqd_event = 0;
1054
c0be5fb5
EC		 1055 /*
1056 * Before passing a kernel QP to the HW, make sure that the
0e6e7416
RD		 1057 * ownership bits of the send queue are set and the SQ
1058 * headroom is stamped so that the hardware doesn't start
1059 * processing stale work requests.
c0be5fb5
EC		 1060 */
1061 if (!ibqp->uobject && cur_state == IB_QPS_RESET && new_state == IB_QPS_INIT) {
1062 struct mlx4_wqe_ctrl_seg *ctrl;
1063 int i;
1064
0e6e7416 1065 for (i = 0; i < qp->sq.wqe_cnt; ++i) {
c0be5fb5
EC		 1066 ctrl = get_send_wqe(qp, i);
1067 ctrl->owner_opcode = cpu_to_be32(1 << 31);
9670e553
EC		 1068 if (qp->sq_max_wqes_per_wr == 1)
1069 ctrl->fence_size = 1 << (qp->sq.wqe_shift - 4);
0e6e7416 1070
ea54b10c 1071 stamp_send_wqe(qp, i, 1 << qp->sq.wqe_shift);
c0be5fb5
EC		 1072 }
1073 }
1074
225c7b1f
RD		 1075 err = mlx4_qp_modify(dev->dev, &qp->mtt, to_mlx4_state(cur_state),
1076 to_mlx4_state(new_state), context, optpar,
1077 sqd_event, &qp->mqp);
1078 if (err)
1079 goto out;
1080
1081 qp->state = new_state;
1082
1083 if (attr_mask & IB_QP_ACCESS_FLAGS)
1084 qp->atomic_rd_en = attr->qp_access_flags;
1085 if (attr_mask & IB_QP_MAX_DEST_RD_ATOMIC)
1086 qp->resp_depth = attr->max_dest_rd_atomic;
1087 if (attr_mask & IB_QP_PORT)
1088 qp->port = attr->port_num;
1089 if (attr_mask & IB_QP_ALT_PATH)
1090 qp->alt_port = attr->alt_port_num;
1091
1092 if (is_sqp(dev, qp))
1093 store_sqp_attrs(to_msqp(qp), attr, attr_mask);
1094
1095 /*
1096 * If we moved QP0 to RTR, bring the IB link up; if we moved
1097 * QP0 to RESET or ERROR, bring the link back down.
1098 */
1099 if (is_qp0(dev, qp)) {
1100 if (cur_state != IB_QPS_RTR && new_state == IB_QPS_RTR)
5ae2a7a8
RD		 1101 if (mlx4_INIT_PORT(dev->dev, qp->port))
1102 printk(KERN_WARNING "INIT_PORT failed for port %d\n",
1103 qp->port);
225c7b1f
RD		 1104
1105 if (cur_state != IB_QPS_RESET && cur_state != IB_QPS_ERR &&
1106 (new_state == IB_QPS_RESET || new_state == IB_QPS_ERR))
1107 mlx4_CLOSE_PORT(dev->dev, qp->port);
1108 }
1109
1110 /*
1111 * If we moved a kernel QP to RESET, clean up all old CQ
1112 * entries and reinitialize the QP.
1113 */
1114 if (new_state == IB_QPS_RESET && !ibqp->uobject) {
1115 mlx4_ib_cq_clean(to_mcq(ibqp->recv_cq), qp->mqp.qpn,
1116 ibqp->srq ? to_msrq(ibqp->srq): NULL);
1117 if (ibqp->send_cq != ibqp->recv_cq)
1118 mlx4_ib_cq_clean(to_mcq(ibqp->send_cq), qp->mqp.qpn, NULL);
1119
1120 qp->rq.head = 0;
1121 qp->rq.tail = 0;
1122 qp->sq.head = 0;
1123 qp->sq.tail = 0;
ea54b10c 1124 qp->sq_next_wqe = 0;
02d89b87
RD		 1125 if (!ibqp->srq)
1126 *qp->db.db = 0;
225c7b1f
RD		 1127 }
1128
1129out:
225c7b1f
RD		 1130 kfree(context);
1131 return err;
1132}
1133
65adfa91
MT		 1134static const struct ib_qp_attr mlx4_ib_qp_attr = { .port_num = 1 };
1135static const int mlx4_ib_qp_attr_mask_table[IB_QPT_UD + 1] = {
1136 [IB_QPT_UD] = (IB_QP_PKEY_INDEX |
1137 IB_QP_PORT |
1138 IB_QP_QKEY),
1139 [IB_QPT_UC] = (IB_QP_PKEY_INDEX |
1140 IB_QP_PORT |
1141 IB_QP_ACCESS_FLAGS),
1142 [IB_QPT_RC] = (IB_QP_PKEY_INDEX |
1143 IB_QP_PORT |
1144 IB_QP_ACCESS_FLAGS),
1145 [IB_QPT_SMI] = (IB_QP_PKEY_INDEX |
1146 IB_QP_QKEY),
1147 [IB_QPT_GSI] = (IB_QP_PKEY_INDEX |
1148 IB_QP_QKEY),
1149};
1150
1151int mlx4_ib_modify_qp(struct ib_qp *ibqp, struct ib_qp_attr *attr,
1152 int attr_mask, struct ib_udata *udata)
1153{
1154 struct mlx4_ib_dev *dev = to_mdev(ibqp->device);
1155 struct mlx4_ib_qp *qp = to_mqp(ibqp);
1156 enum ib_qp_state cur_state, new_state;
1157 int err = -EINVAL;
1158
1159 mutex_lock(&qp->mutex);
1160
1161 cur_state = attr_mask & IB_QP_CUR_STATE ? attr->cur_qp_state : qp->state;
1162 new_state = attr_mask & IB_QP_STATE ? attr->qp_state : cur_state;
1163
1164 if (!ib_modify_qp_is_ok(cur_state, new_state, ibqp->qp_type, attr_mask))
1165 goto out;
1166
65adfa91
MT		 1167 if ((attr_mask & IB_QP_PORT) &&
1168 (attr->port_num == 0 || attr->port_num > dev->dev->caps.num_ports)) {
1169 goto out;
1170 }
1171
5ae2a7a8
RD		 1172 if (attr_mask & IB_QP_PKEY_INDEX) {
1173 int p = attr_mask & IB_QP_PORT ? attr->port_num : qp->port;
1174 if (attr->pkey_index >= dev->dev->caps.pkey_table_len[p])
1175 goto out;
1176 }
1177
65adfa91
MT		 1178 if (attr_mask & IB_QP_MAX_QP_RD_ATOMIC &&
1179 attr->max_rd_atomic > dev->dev->caps.max_qp_init_rdma) {
1180 goto out;
1181 }
1182
1183 if (attr_mask & IB_QP_MAX_DEST_RD_ATOMIC &&
1184 attr->max_dest_rd_atomic > dev->dev->caps.max_qp_dest_rdma) {
1185 goto out;
1186 }
1187
1188 if (cur_state == new_state && cur_state == IB_QPS_RESET) {
1189 err = 0;
1190 goto out;
1191 }
1192
1193 if (cur_state == IB_QPS_RESET && new_state == IB_QPS_ERR) {
1194 err = __mlx4_ib_modify_qp(ibqp, &mlx4_ib_qp_attr,
1195 mlx4_ib_qp_attr_mask_table[ibqp->qp_type],
1196 IB_QPS_RESET, IB_QPS_INIT);
1197 if (err)
1198 goto out;
1199 cur_state = IB_QPS_INIT;
1200 }
1201
1202 err = __mlx4_ib_modify_qp(ibqp, attr, attr_mask, cur_state, new_state);
1203
1204out:
1205 mutex_unlock(&qp->mutex);
1206 return err;
1207}
1208
225c7b1f 1209static int build_mlx_header(struct mlx4_ib_sqp *sqp, struct ib_send_wr *wr,
f438000f 1210 void *wqe, unsigned *mlx_seg_len)
225c7b1f
RD		 1211{
1212 struct ib_device *ib_dev = &to_mdev(sqp->qp.ibqp.device)->ib_dev;
1213 struct mlx4_wqe_mlx_seg *mlx = wqe;
1214 struct mlx4_wqe_inline_seg *inl = wqe + sizeof *mlx;
1215 struct mlx4_ib_ah *ah = to_mah(wr->wr.ud.ah);
1216 u16 pkey;
1217 int send_size;
1218 int header_size;
e61ef241 1219 int spc;
225c7b1f
RD		 1220 int i;
1221
1222 send_size = 0;
1223 for (i = 0; i < wr->num_sge; ++i)
1224 send_size += wr->sg_list[i].length;
1225
1226 ib_ud_header_init(send_size, mlx4_ib_ah_grh_present(ah), &sqp->ud_header);
1227
1228 sqp->ud_header.lrh.service_level =
1229 be32_to_cpu(ah->av.sl_tclass_flowlabel) >> 28;
1230 sqp->ud_header.lrh.destination_lid = ah->av.dlid;
1231 sqp->ud_header.lrh.source_lid = cpu_to_be16(ah->av.g_slid & 0x7f);
1232 if (mlx4_ib_ah_grh_present(ah)) {
1233 sqp->ud_header.grh.traffic_class =
1234 (be32_to_cpu(ah->av.sl_tclass_flowlabel) >> 20) & 0xff;
1235 sqp->ud_header.grh.flow_label =
1236 ah->av.sl_tclass_flowlabel & cpu_to_be32(0xfffff);
15261303 1237 sqp->ud_header.grh.hop_limit = ah->av.hop_limit;
225c7b1f
RD		 1238 ib_get_cached_gid(ib_dev, be32_to_cpu(ah->av.port_pd) >> 24,
1239 ah->av.gid_index, &sqp->ud_header.grh.source_gid);
1240 memcpy(sqp->ud_header.grh.destination_gid.raw,
1241 ah->av.dgid, 16);
1242 }
1243
1244 mlx->flags &= cpu_to_be32(MLX4_WQE_CTRL_CQ_UPDATE);
1245 mlx->flags |= cpu_to_be32((!sqp->qp.ibqp.qp_num ? MLX4_WQE_MLX_VL15 : 0) |
1246 (sqp->ud_header.lrh.destination_lid ==
1247 IB_LID_PERMISSIVE ? MLX4_WQE_MLX_SLR : 0) |
1248 (sqp->ud_header.lrh.service_level << 8));
1249 mlx->rlid = sqp->ud_header.lrh.destination_lid;
1250
1251 switch (wr->opcode) {
1252 case IB_WR_SEND:
1253 sqp->ud_header.bth.opcode = IB_OPCODE_UD_SEND_ONLY;
1254 sqp->ud_header.immediate_present = 0;
1255 break;
1256 case IB_WR_SEND_WITH_IMM:
1257 sqp->ud_header.bth.opcode = IB_OPCODE_UD_SEND_ONLY_WITH_IMMEDIATE;
1258 sqp->ud_header.immediate_present = 1;
0f39cf3d 1259 sqp->ud_header.immediate_data = wr->ex.imm_data;
225c7b1f
RD		 1260 break;
1261 default:
1262 return -EINVAL;
1263 }
1264
1265 sqp->ud_header.lrh.virtual_lane = !sqp->qp.ibqp.qp_num ? 15 : 0;
1266 if (sqp->ud_header.lrh.destination_lid == IB_LID_PERMISSIVE)
1267 sqp->ud_header.lrh.source_lid = IB_LID_PERMISSIVE;
1268 sqp->ud_header.bth.solicited_event = !!(wr->send_flags & IB_SEND_SOLICITED);
1269 if (!sqp->qp.ibqp.qp_num)
1270 ib_get_cached_pkey(ib_dev, sqp->qp.port, sqp->pkey_index, &pkey);
1271 else
1272 ib_get_cached_pkey(ib_dev, sqp->qp.port, wr->wr.ud.pkey_index, &pkey);
1273 sqp->ud_header.bth.pkey = cpu_to_be16(pkey);
1274 sqp->ud_header.bth.destination_qpn = cpu_to_be32(wr->wr.ud.remote_qpn);
1275 sqp->ud_header.bth.psn = cpu_to_be32((sqp->send_psn++) & ((1 << 24) - 1));
1276 sqp->ud_header.deth.qkey = cpu_to_be32(wr->wr.ud.remote_qkey & 0x80000000 ?
1277 sqp->qkey : wr->wr.ud.remote_qkey);
1278 sqp->ud_header.deth.source_qpn = cpu_to_be32(sqp->qp.ibqp.qp_num);
1279
1280 header_size = ib_ud_header_pack(&sqp->ud_header, sqp->header_buf);
1281
1282 if (0) {
1283 printk(KERN_ERR "built UD header of size %d:\n", header_size);
1284 for (i = 0; i < header_size / 4; ++i) {
1285 if (i % 8 == 0)
1286 printk(" [%02x] ", i * 4);
1287 printk(" %08x",
1288 be32_to_cpu(((__be32 *) sqp->header_buf)[i]));
1289 if ((i + 1) % 8 == 0)
1290 printk("\n");
1291 }
1292 printk("\n");
1293 }
1294
e61ef241
RD		 1295 /*
1296 * Inline data segments may not cross a 64 byte boundary. If
1297 * our UD header is bigger than the space available up to the
1298 * next 64 byte boundary in the WQE, use two inline data
1299 * segments to hold the UD header.
1300 */
1301 spc = MLX4_INLINE_ALIGN -
1302 ((unsigned long) (inl + 1) & (MLX4_INLINE_ALIGN - 1));
1303 if (header_size <= spc) {
1304 inl->byte_count = cpu_to_be32(1 << 31 | header_size);
1305 memcpy(inl + 1, sqp->header_buf, header_size);
1306 i = 1;
1307 } else {
1308 inl->byte_count = cpu_to_be32(1 << 31 | spc);
1309 memcpy(inl + 1, sqp->header_buf, spc);
1310
1311 inl = (void *) (inl + 1) + spc;
1312 memcpy(inl + 1, sqp->header_buf + spc, header_size - spc);
1313 /*
1314 * Need a barrier here to make sure all the data is
1315 * visible before the byte_count field is set.
1316 * Otherwise the HCA prefetcher could grab the 64-byte
1317 * chunk with this inline segment and get a valid (!=
1318 * 0xffffffff) byte count but stale data, and end up
1319 * generating a packet with bad headers.
1320 *
1321 * The first inline segment's byte_count field doesn't
1322 * need a barrier, because it comes after a
1323 * control/MLX segment and therefore is at an offset
1324 * of 16 mod 64.
1325 */
1326 wmb();
1327 inl->byte_count = cpu_to_be32(1 << 31 | (header_size - spc));
1328 i = 2;
1329 }
225c7b1f 1330
f438000f
RD		 1331 *mlx_seg_len =
1332 ALIGN(i * sizeof (struct mlx4_wqe_inline_seg) + header_size, 16);
1333 return 0;
225c7b1f
RD		 1334}
1335
1336static int mlx4_wq_overflow(struct mlx4_ib_wq *wq, int nreq, struct ib_cq *ib_cq)
1337{
1338 unsigned cur;
1339 struct mlx4_ib_cq *cq;
1340
1341 cur = wq->head - wq->tail;
0e6e7416 1342 if (likely(cur + nreq < wq->max_post))
225c7b1f
RD		 1343 return 0;
1344
1345 cq = to_mcq(ib_cq);
1346 spin_lock(&cq->lock);
1347 cur = wq->head - wq->tail;
1348 spin_unlock(&cq->lock);
1349
0e6e7416 1350 return cur + nreq >= wq->max_post;
225c7b1f
RD		 1351}
1352
0fbfa6a9
RD		 1353static __always_inline void set_raddr_seg(struct mlx4_wqe_raddr_seg *rseg,
1354 u64 remote_addr, u32 rkey)
1355{
1356 rseg->raddr = cpu_to_be64(remote_addr);
1357 rseg->rkey = cpu_to_be32(rkey);
1358 rseg->reserved = 0;
1359}
1360
1361static void set_atomic_seg(struct mlx4_wqe_atomic_seg *aseg, struct ib_send_wr *wr)
1362{
1363 if (wr->opcode == IB_WR_ATOMIC_CMP_AND_SWP) {
1364 aseg->swap_add = cpu_to_be64(wr->wr.atomic.swap);
1365 aseg->compare = cpu_to_be64(wr->wr.atomic.compare_add);
1366 } else {
1367 aseg->swap_add = cpu_to_be64(wr->wr.atomic.compare_add);
1368 aseg->compare = 0;
1369 }
1370
1371}
1372
1373static void set_datagram_seg(struct mlx4_wqe_datagram_seg *dseg,
1374 struct ib_send_wr *wr)
1375{
1376 memcpy(dseg->av, &to_mah(wr->wr.ud.ah)->av, sizeof (struct mlx4_av));
1377 dseg->dqpn = cpu_to_be32(wr->wr.ud.remote_qpn);
1378 dseg->qkey = cpu_to_be32(wr->wr.ud.remote_qkey);
0fbfa6a9
RD		 1379}
1380
6e694ea3
JM		 1381static void set_mlx_icrc_seg(void *dseg)
1382{
1383 u32 *t = dseg;
1384 struct mlx4_wqe_inline_seg *iseg = dseg;
1385
1386 t[1] = 0;
1387
1388 /*
1389 * Need a barrier here before writing the byte_count field to
1390 * make sure that all the data is visible before the
1391 * byte_count field is set. Otherwise, if the segment begins
1392 * a new cacheline, the HCA prefetcher could grab the 64-byte
1393 * chunk and get a valid (!= * 0xffffffff) byte count but
1394 * stale data, and end up sending the wrong data.
1395 */
1396 wmb();
1397
1398 iseg->byte_count = cpu_to_be32((1 << 31) | 4);
1399}
1400
1401static void set_data_seg(struct mlx4_wqe_data_seg *dseg, struct ib_sge *sg)
d420d9e3 1402{
d420d9e3
RD		 1403 dseg->lkey = cpu_to_be32(sg->lkey);
1404 dseg->addr = cpu_to_be64(sg->addr);
6e694ea3
JM		 1405
1406 /*
1407 * Need a barrier here before writing the byte_count field to
1408 * make sure that all the data is visible before the
1409 * byte_count field is set. Otherwise, if the segment begins
1410 * a new cacheline, the HCA prefetcher could grab the 64-byte
1411 * chunk and get a valid (!= * 0xffffffff) byte count but
1412 * stale data, and end up sending the wrong data.
1413 */
1414 wmb();
1415
1416 dseg->byte_count = cpu_to_be32(sg->length);
d420d9e3
RD		 1417}
1418
2242fa4f
RD		 1419static void __set_data_seg(struct mlx4_wqe_data_seg *dseg, struct ib_sge *sg)
1420{
1421 dseg->byte_count = cpu_to_be32(sg->length);
1422 dseg->lkey = cpu_to_be32(sg->lkey);
1423 dseg->addr = cpu_to_be64(sg->addr);
1424}
1425
b832be1e
EC		 1426static int build_lso_seg(struct mlx4_lso_seg *wqe, struct ib_send_wr *wr,
1427 struct mlx4_ib_qp *qp, unsigned *lso_seg_len)
1428{
1429 unsigned halign = ALIGN(sizeof *wqe + wr->wr.ud.hlen, 16);
1430
1431 /*
1432 * This is a temporary limitation and will be removed in
1433 * a forthcoming FW release:
1434 */
1435 if (unlikely(halign > 64))
1436 return -EINVAL;
1437
1438 if (unlikely(!(qp->flags & MLX4_IB_QP_LSO) &&
1439 wr->num_sge > qp->sq.max_gs - (halign >> 4)))
1440 return -EINVAL;
1441
1442 memcpy(wqe->header, wr->wr.ud.header, wr->wr.ud.hlen);
1443
1444 /* make sure LSO header is written before overwriting stamping */
1445 wmb();
1446
1447 wqe->mss_hdr_size = cpu_to_be32((wr->wr.ud.mss - wr->wr.ud.hlen) << 16 |
1448 wr->wr.ud.hlen);
1449
1450 *lso_seg_len = halign;
1451 return 0;
1452}
1453
225c7b1f
RD		 1454int mlx4_ib_post_send(struct ib_qp *ibqp, struct ib_send_wr *wr,
1455 struct ib_send_wr **bad_wr)
1456{
1457 struct mlx4_ib_qp *qp = to_mqp(ibqp);
1458 void *wqe;
1459 struct mlx4_wqe_ctrl_seg *ctrl;
6e694ea3 1460 struct mlx4_wqe_data_seg *dseg;
225c7b1f
RD		 1461 unsigned long flags;
1462 int nreq;
1463 int err = 0;
ea54b10c
JM		 1464 unsigned ind;
1465 int uninitialized_var(stamp);
1466 int uninitialized_var(size);
a3d8e159 1467 unsigned uninitialized_var(seglen);
225c7b1f
RD		 1468 int i;
1469
96db0e03 1470 spin_lock_irqsave(&qp->sq.lock, flags);
225c7b1f 1471
ea54b10c 1472 ind = qp->sq_next_wqe;
225c7b1f
RD		 1473
1474 for (nreq = 0; wr; ++nreq, wr = wr->next) {
1475 if (mlx4_wq_overflow(&qp->sq, nreq, qp->ibqp.send_cq)) {
1476 err = -ENOMEM;
1477 *bad_wr = wr;
1478 goto out;
1479 }
1480
1481 if (unlikely(wr->num_sge > qp->sq.max_gs)) {
1482 err = -EINVAL;
1483 *bad_wr = wr;
1484 goto out;
1485 }
1486
0e6e7416 1487 ctrl = wqe = get_send_wqe(qp, ind & (qp->sq.wqe_cnt - 1));
ea54b10c 1488 qp->sq.wrid[(qp->sq.head + nreq) & (qp->sq.wqe_cnt - 1)] = wr->wr_id;
225c7b1f
RD		 1489
1490 ctrl->srcrb_flags =
1491 (wr->send_flags & IB_SEND_SIGNALED ?
1492 cpu_to_be32(MLX4_WQE_CTRL_CQ_UPDATE) : 0) |
1493 (wr->send_flags & IB_SEND_SOLICITED ?
1494 cpu_to_be32(MLX4_WQE_CTRL_SOLICITED) : 0) |
8ff095ec
EC		 1495 ((wr->send_flags & IB_SEND_IP_CSUM) ?
1496 cpu_to_be32(MLX4_WQE_CTRL_IP_CSUM |
1497 MLX4_WQE_CTRL_TCP_UDP_CSUM) : 0) |
225c7b1f
RD		 1498 qp->sq_signal_bits;
1499
1500 if (wr->opcode == IB_WR_SEND_WITH_IMM ||
1501 wr->opcode == IB_WR_RDMA_WRITE_WITH_IMM)
0f39cf3d 1502 ctrl->imm = wr->ex.imm_data;
225c7b1f
RD		 1503 else
1504 ctrl->imm = 0;
1505
1506 wqe += sizeof *ctrl;
1507 size = sizeof *ctrl / 16;
1508
1509 switch (ibqp->qp_type) {
1510 case IB_QPT_RC:
1511 case IB_QPT_UC:
1512 switch (wr->opcode) {
1513 case IB_WR_ATOMIC_CMP_AND_SWP:
1514 case IB_WR_ATOMIC_FETCH_AND_ADD:
0fbfa6a9
RD		 1515 set_raddr_seg(wqe, wr->wr.atomic.remote_addr,
1516 wr->wr.atomic.rkey);
225c7b1f
RD		 1517 wqe += sizeof (struct mlx4_wqe_raddr_seg);
1518
0fbfa6a9 1519 set_atomic_seg(wqe, wr);
225c7b1f 1520 wqe += sizeof (struct mlx4_wqe_atomic_seg);
0fbfa6a9 1521
225c7b1f
RD		 1522 size += (sizeof (struct mlx4_wqe_raddr_seg) +
1523 sizeof (struct mlx4_wqe_atomic_seg)) / 16;
1524
1525 break;
1526
1527 case IB_WR_RDMA_READ:
1528 case IB_WR_RDMA_WRITE:
1529 case IB_WR_RDMA_WRITE_WITH_IMM:
0fbfa6a9
RD		 1530 set_raddr_seg(wqe, wr->wr.rdma.remote_addr,
1531 wr->wr.rdma.rkey);
225c7b1f
RD		 1532 wqe += sizeof (struct mlx4_wqe_raddr_seg);
1533 size += sizeof (struct mlx4_wqe_raddr_seg) / 16;
225c7b1f
RD		 1534 break;
1535
1536 default:
1537 /* No extra segments required for sends */
1538 break;
1539 }
1540 break;
1541
1542 case IB_QPT_UD:
0fbfa6a9 1543 set_datagram_seg(wqe, wr);
225c7b1f
RD		 1544 wqe += sizeof (struct mlx4_wqe_datagram_seg);
1545 size += sizeof (struct mlx4_wqe_datagram_seg) / 16;
b832be1e
EC		 1546
1547 if (wr->opcode == IB_WR_LSO) {
1548 err = build_lso_seg(wqe, wr, qp, &seglen);
1549 if (unlikely(err)) {
1550 *bad_wr = wr;
1551 goto out;
1552 }
1553 wqe += seglen;
1554 size += seglen / 16;
1555 }
225c7b1f
RD		 1556 break;
1557
1558 case IB_QPT_SMI:
1559 case IB_QPT_GSI:
f438000f
RD		 1560 err = build_mlx_header(to_msqp(qp), wr, ctrl, &seglen);
1561 if (unlikely(err)) {
225c7b1f
RD		 1562 *bad_wr = wr;
1563 goto out;
1564 }
f438000f
RD		 1565 wqe += seglen;
1566 size += seglen / 16;
225c7b1f
RD		 1567 break;
1568
1569 default:
1570 break;
1571 }
1572
6e694ea3
JM		 1573 /*
1574 * Write data segments in reverse order, so as to
1575 * overwrite cacheline stamp last within each
1576 * cacheline. This avoids issues with WQE
1577 * prefetching.
1578 */
225c7b1f 1579
6e694ea3
JM		 1580 dseg = wqe;
1581 dseg += wr->num_sge - 1;
1582 size += wr->num_sge * (sizeof (struct mlx4_wqe_data_seg) / 16);
225c7b1f
RD		 1583
1584 /* Add one more inline data segment for ICRC for MLX sends */
6e694ea3
JM		 1585 if (unlikely(qp->ibqp.qp_type == IB_QPT_SMI ||
1586 qp->ibqp.qp_type == IB_QPT_GSI)) {
1587 set_mlx_icrc_seg(dseg + 1);
225c7b1f
RD		 1588 size += sizeof (struct mlx4_wqe_data_seg) / 16;
1589 }
1590
6e694ea3
JM		 1591 for (i = wr->num_sge - 1; i >= 0; --i, --dseg)
1592 set_data_seg(dseg, wr->sg_list + i);
1593
225c7b1f
RD		 1594 ctrl->fence_size = (wr->send_flags & IB_SEND_FENCE ?
1595 MLX4_WQE_CTRL_FENCE : 0) | size;
1596
1597 /*
1598 * Make sure descriptor is fully written before
1599 * setting ownership bit (because HW can start
1600 * executing as soon as we do).
1601 */
1602 wmb();
1603
59b0ed12 1604 if (wr->opcode < 0 || wr->opcode >= ARRAY_SIZE(mlx4_ib_opcode)) {
225c7b1f
RD		 1605 err = -EINVAL;
1606 goto out;
1607 }
1608
1609 ctrl->owner_opcode = mlx4_ib_opcode[wr->opcode] |
0e6e7416
RD		 1610 (ind & qp->sq.wqe_cnt ? cpu_to_be32(1 << 31) : 0);
1611
ea54b10c
JM		 1612 stamp = ind + qp->sq_spare_wqes;
1613 ind += DIV_ROUND_UP(size * 16, 1U << qp->sq.wqe_shift);
1614
0e6e7416
RD		 1615 /*
1616 * We can improve latency by not stamping the last
1617 * send queue WQE until after ringing the doorbell, so
1618 * only stamp here if there are still more WQEs to post.
ea54b10c
JM		 1619 *
1620 * Same optimization applies to padding with NOP wqe
1621 * in case of WQE shrinking (used to prevent wrap-around
1622 * in the middle of WR).
0e6e7416 1623 */
ea54b10c
JM		 1624 if (wr->next) {
1625 stamp_send_wqe(qp, stamp, size * 16);
1626 ind = pad_wraparound(qp, ind);
1627 }
225c7b1f 1628
225c7b1f
RD		 1629 }
1630
1631out:
1632 if (likely(nreq)) {
1633 qp->sq.head += nreq;
1634
1635 /*
1636 * Make sure that descriptors are written before
1637 * doorbell record.
1638 */
1639 wmb();
1640
1641 writel(qp->doorbell_qpn,
1642 to_mdev(ibqp->device)->uar_map + MLX4_SEND_DOORBELL);
1643
1644 /*
1645 * Make sure doorbells don't leak out of SQ spinlock
1646 * and reach the HCA out of order.
1647 */
1648 mmiowb();
0e6e7416 1649
ea54b10c
JM		 1650 stamp_send_wqe(qp, stamp, size * 16);
1651
1652 ind = pad_wraparound(qp, ind);
1653 qp->sq_next_wqe = ind;
225c7b1f
RD		 1654 }
1655
96db0e03 1656 spin_unlock_irqrestore(&qp->sq.lock, flags);
225c7b1f
RD		 1657
1658 return err;
1659}
1660
1661int mlx4_ib_post_recv(struct ib_qp *ibqp, struct ib_recv_wr *wr,
1662 struct ib_recv_wr **bad_wr)
1663{
1664 struct mlx4_ib_qp *qp = to_mqp(ibqp);
1665 struct mlx4_wqe_data_seg *scat;
1666 unsigned long flags;
1667 int err = 0;
1668 int nreq;
1669 int ind;
1670 int i;
1671
1672 spin_lock_irqsave(&qp->rq.lock, flags);
1673
0e6e7416 1674 ind = qp->rq.head & (qp->rq.wqe_cnt - 1);
225c7b1f
RD		 1675
1676 for (nreq = 0; wr; ++nreq, wr = wr->next) {
1677 if (mlx4_wq_overflow(&qp->rq, nreq, qp->ibqp.send_cq)) {
1678 err = -ENOMEM;
1679 *bad_wr = wr;
1680 goto out;
1681 }
1682
1683 if (unlikely(wr->num_sge > qp->rq.max_gs)) {
1684 err = -EINVAL;
1685 *bad_wr = wr;
1686 goto out;
1687 }
1688
1689 scat = get_recv_wqe(qp, ind);
1690
2242fa4f
RD		 1691 for (i = 0; i < wr->num_sge; ++i)
1692 __set_data_seg(scat + i, wr->sg_list + i);
225c7b1f
RD		 1693
1694 if (i < qp->rq.max_gs) {
1695 scat[i].byte_count = 0;
1696 scat[i].lkey = cpu_to_be32(MLX4_INVALID_LKEY);
1697 scat[i].addr = 0;
1698 }
1699
1700 qp->rq.wrid[ind] = wr->wr_id;
1701
0e6e7416 1702 ind = (ind + 1) & (qp->rq.wqe_cnt - 1);
225c7b1f
RD		 1703 }
1704
1705out:
1706 if (likely(nreq)) {
1707 qp->rq.head += nreq;
1708
1709 /*
1710 * Make sure that descriptors are written before
1711 * doorbell record.
1712 */
1713 wmb();
1714
1715 *qp->db.db = cpu_to_be32(qp->rq.head & 0xffff);
1716 }
1717
1718 spin_unlock_irqrestore(&qp->rq.lock, flags);
1719
1720 return err;
1721}
6a775e2b
JM		 1722
1723static inline enum ib_qp_state to_ib_qp_state(enum mlx4_qp_state mlx4_state)
1724{
1725 switch (mlx4_state) {
1726 case MLX4_QP_STATE_RST: return IB_QPS_RESET;
1727 case MLX4_QP_STATE_INIT: return IB_QPS_INIT;
1728 case MLX4_QP_STATE_RTR: return IB_QPS_RTR;
1729 case MLX4_QP_STATE_RTS: return IB_QPS_RTS;
1730 case MLX4_QP_STATE_SQ_DRAINING:
1731 case MLX4_QP_STATE_SQD: return IB_QPS_SQD;
1732 case MLX4_QP_STATE_SQER: return IB_QPS_SQE;
1733 case MLX4_QP_STATE_ERR: return IB_QPS_ERR;
1734 default: return -1;
1735 }
1736}
1737
1738static inline enum ib_mig_state to_ib_mig_state(int mlx4_mig_state)
1739{
1740 switch (mlx4_mig_state) {
1741 case MLX4_QP_PM_ARMED: return IB_MIG_ARMED;
1742 case MLX4_QP_PM_REARM: return IB_MIG_REARM;
1743 case MLX4_QP_PM_MIGRATED: return IB_MIG_MIGRATED;
1744 default: return -1;
1745 }
1746}
1747
1748static int to_ib_qp_access_flags(int mlx4_flags)
1749{
1750 int ib_flags = 0;
1751
1752 if (mlx4_flags & MLX4_QP_BIT_RRE)
1753 ib_flags |= IB_ACCESS_REMOTE_READ;
1754 if (mlx4_flags & MLX4_QP_BIT_RWE)
1755 ib_flags |= IB_ACCESS_REMOTE_WRITE;
1756 if (mlx4_flags & MLX4_QP_BIT_RAE)
1757 ib_flags |= IB_ACCESS_REMOTE_ATOMIC;
1758
1759 return ib_flags;
1760}
1761
1762static void to_ib_ah_attr(struct mlx4_dev *dev, struct ib_ah_attr *ib_ah_attr,
1763 struct mlx4_qp_path *path)
1764{
8fcea95a 1765 memset(ib_ah_attr, 0, sizeof *ib_ah_attr);
6a775e2b
JM		 1766 ib_ah_attr->port_num = path->sched_queue & 0x40 ? 2 : 1;
1767
1768 if (ib_ah_attr->port_num == 0 || ib_ah_attr->port_num > dev->caps.num_ports)
1769 return;
1770
1771 ib_ah_attr->dlid = be16_to_cpu(path->rlid);
1772 ib_ah_attr->sl = (path->sched_queue >> 2) & 0xf;
1773 ib_ah_attr->src_path_bits = path->grh_mylmc & 0x7f;
1774 ib_ah_attr->static_rate = path->static_rate ? path->static_rate - 5 : 0;
1775 ib_ah_attr->ah_flags = (path->grh_mylmc & (1 << 7)) ? IB_AH_GRH : 0;
1776 if (ib_ah_attr->ah_flags) {
1777 ib_ah_attr->grh.sgid_index = path->mgid_index;
1778 ib_ah_attr->grh.hop_limit = path->hop_limit;
1779 ib_ah_attr->grh.traffic_class =
1780 (be32_to_cpu(path->tclass_flowlabel) >> 20) & 0xff;
1781 ib_ah_attr->grh.flow_label =
586bb586 1782 be32_to_cpu(path->tclass_flowlabel) & 0xfffff;
6a775e2b
JM		 1783 memcpy(ib_ah_attr->grh.dgid.raw,
1784 path->rgid, sizeof ib_ah_attr->grh.dgid.raw);
1785 }
1786}
1787
1788int mlx4_ib_query_qp(struct ib_qp *ibqp, struct ib_qp_attr *qp_attr, int qp_attr_mask,
1789 struct ib_qp_init_attr *qp_init_attr)
1790{
1791 struct mlx4_ib_dev *dev = to_mdev(ibqp->device);
1792 struct mlx4_ib_qp *qp = to_mqp(ibqp);
1793 struct mlx4_qp_context context;
1794 int mlx4_state;
0df67030
DB		 1795 int err = 0;
1796
1797 mutex_lock(&qp->mutex);
6a775e2b
JM		 1798
1799 if (qp->state == IB_QPS_RESET) {
1800 qp_attr->qp_state = IB_QPS_RESET;
1801 goto done;
1802 }
1803
1804 err = mlx4_qp_query(dev->dev, &qp->mqp, &context);
0df67030
DB		 1805 if (err) {
1806 err = -EINVAL;
1807 goto out;
1808 }
6a775e2b
JM		 1809
1810 mlx4_state = be32_to_cpu(context.flags) >> 28;
1811
0df67030
DB		 1812 qp->state = to_ib_qp_state(mlx4_state);
1813 qp_attr->qp_state = qp->state;
6a775e2b
JM		 1814 qp_attr->path_mtu = context.mtu_msgmax >> 5;
1815 qp_attr->path_mig_state =
1816 to_ib_mig_state((be32_to_cpu(context.flags) >> 11) & 0x3);
1817 qp_attr->qkey = be32_to_cpu(context.qkey);
1818 qp_attr->rq_psn = be32_to_cpu(context.rnr_nextrecvpsn) & 0xffffff;
1819 qp_attr->sq_psn = be32_to_cpu(context.next_send_psn) & 0xffffff;
1820 qp_attr->dest_qp_num = be32_to_cpu(context.remote_qpn) & 0xffffff;
1821 qp_attr->qp_access_flags =
1822 to_ib_qp_access_flags(be32_to_cpu(context.params2));
1823
1824 if (qp->ibqp.qp_type == IB_QPT_RC || qp->ibqp.qp_type == IB_QPT_UC) {
1825 to_ib_ah_attr(dev->dev, &qp_attr->ah_attr, &context.pri_path);
1826 to_ib_ah_attr(dev->dev, &qp_attr->alt_ah_attr, &context.alt_path);
1827 qp_attr->alt_pkey_index = context.alt_path.pkey_index & 0x7f;
1828 qp_attr->alt_port_num = qp_attr->alt_ah_attr.port_num;
1829 }
1830
1831 qp_attr->pkey_index = context.pri_path.pkey_index & 0x7f;
1c27cb71
JM		 1832 if (qp_attr->qp_state == IB_QPS_INIT)
1833 qp_attr->port_num = qp->port;
1834 else
1835 qp_attr->port_num = context.pri_path.sched_queue & 0x40 ? 2 : 1;
6a775e2b
JM		 1836
1837 /* qp_attr->en_sqd_async_notify is only applicable in modify qp */
1838 qp_attr->sq_draining = mlx4_state == MLX4_QP_STATE_SQ_DRAINING;
1839
1840 qp_attr->max_rd_atomic = 1 << ((be32_to_cpu(context.params1) >> 21) & 0x7);
1841
1842 qp_attr->max_dest_rd_atomic =
1843 1 << ((be32_to_cpu(context.params2) >> 21) & 0x7);
1844 qp_attr->min_rnr_timer =
1845 (be32_to_cpu(context.rnr_nextrecvpsn) >> 24) & 0x1f;
1846 qp_attr->timeout = context.pri_path.ackto >> 3;
1847 qp_attr->retry_cnt = (be32_to_cpu(context.params1) >> 16) & 0x7;
1848 qp_attr->rnr_retry = (be32_to_cpu(context.params1) >> 13) & 0x7;
1849 qp_attr->alt_timeout = context.alt_path.ackto >> 3;
1850
1851done:
1852 qp_attr->cur_qp_state = qp_attr->qp_state;
7f5eb9bb
RD		 1853 qp_attr->cap.max_recv_wr = qp->rq.wqe_cnt;
1854 qp_attr->cap.max_recv_sge = qp->rq.max_gs;
1855
6a775e2b 1856 if (!ibqp->uobject) {
7f5eb9bb
RD		 1857 qp_attr->cap.max_send_wr = qp->sq.wqe_cnt;
1858 qp_attr->cap.max_send_sge = qp->sq.max_gs;
1859 } else {
1860 qp_attr->cap.max_send_wr = 0;
1861 qp_attr->cap.max_send_sge = 0;
6a775e2b
JM		 1862 }
1863
7f5eb9bb
RD		 1864 /*
1865 * We don't support inline sends for kernel QPs (yet), and we
1866 * don't know what userspace's value should be.
1867 */
1868 qp_attr->cap.max_inline_data = 0;
1869
1870 qp_init_attr->cap = qp_attr->cap;
1871
0df67030
DB		 1872out:
1873 mutex_unlock(&qp->mutex);
1874 return err;
6a775e2b
JM		 1875}
1876
Linux kernel - Deliverables
This page took 0.248242 seconds and 5 git commands to generate.