Commit | Line | Data |
---|---|---|
e126ba97 EC |
1 | /* |
2 | * Copyright (c) 2013, Mellanox Technologies inc. All rights reserved. | |
3 | * | |
4 | * This software is available to you under a choice of one of two | |
5 | * licenses. You may choose to be licensed under the terms of the GNU | |
6 | * General Public License (GPL) Version 2, available from the file | |
7 | * COPYING in the main directory of this source tree, or the | |
8 | * OpenIB.org BSD license below: | |
9 | * | |
10 | * Redistribution and use in source and binary forms, with or | |
11 | * without modification, are permitted provided that the following | |
12 | * conditions are met: | |
13 | * | |
14 | * - Redistributions of source code must retain the above | |
15 | * copyright notice, this list of conditions and the following | |
16 | * disclaimer. | |
17 | * | |
18 | * - Redistributions in binary form must reproduce the above | |
19 | * copyright notice, this list of conditions and the following | |
20 | * disclaimer in the documentation and/or other materials | |
21 | * provided with the distribution. | |
22 | * | |
23 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, | |
24 | * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
25 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND | |
26 | * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS | |
27 | * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN | |
28 | * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN | |
29 | * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE | |
30 | * SOFTWARE. | |
31 | */ | |
32 | ||
33 | #ifndef MLX5_IB_H | |
34 | #define MLX5_IB_H | |
35 | ||
36 | #include <linux/kernel.h> | |
37 | #include <linux/sched.h> | |
38 | #include <rdma/ib_verbs.h> | |
39 | #include <rdma/ib_smi.h> | |
40 | #include <linux/mlx5/driver.h> | |
41 | #include <linux/mlx5/cq.h> | |
42 | #include <linux/mlx5/qp.h> | |
43 | #include <linux/mlx5/srq.h> | |
44 | #include <linux/types.h> | |
45 | ||
46 | #define mlx5_ib_dbg(dev, format, arg...) \ | |
47 | pr_debug("%s:%s:%d:(pid %d): " format, (dev)->ib_dev.name, __func__, \ | |
48 | __LINE__, current->pid, ##arg) | |
49 | ||
50 | #define mlx5_ib_err(dev, format, arg...) \ | |
51 | pr_err("%s:%s:%d:(pid %d): " format, (dev)->ib_dev.name, __func__, \ | |
52 | __LINE__, current->pid, ##arg) | |
53 | ||
54 | #define mlx5_ib_warn(dev, format, arg...) \ | |
55 | pr_warn("%s:%s:%d:(pid %d): " format, (dev)->ib_dev.name, __func__, \ | |
56 | __LINE__, current->pid, ##arg) | |
57 | ||
58 | enum { | |
59 | MLX5_IB_MMAP_CMD_SHIFT = 8, | |
60 | MLX5_IB_MMAP_CMD_MASK = 0xff, | |
61 | }; | |
62 | ||
63 | enum mlx5_ib_mmap_cmd { | |
64 | MLX5_IB_MMAP_REGULAR_PAGE = 0, | |
65 | MLX5_IB_MMAP_GET_CONTIGUOUS_PAGES = 1, /* always last */ | |
66 | }; | |
67 | ||
68 | enum { | |
69 | MLX5_RES_SCAT_DATA32_CQE = 0x1, | |
70 | MLX5_RES_SCAT_DATA64_CQE = 0x2, | |
71 | MLX5_REQ_SCAT_DATA32_CQE = 0x11, | |
72 | MLX5_REQ_SCAT_DATA64_CQE = 0x22, | |
73 | }; | |
74 | ||
75 | enum mlx5_ib_latency_class { | |
76 | MLX5_IB_LATENCY_CLASS_LOW, | |
77 | MLX5_IB_LATENCY_CLASS_MEDIUM, | |
78 | MLX5_IB_LATENCY_CLASS_HIGH, | |
79 | MLX5_IB_LATENCY_CLASS_FAST_PATH | |
80 | }; | |
81 | ||
82 | enum mlx5_ib_mad_ifc_flags { | |
83 | MLX5_MAD_IFC_IGNORE_MKEY = 1, | |
84 | MLX5_MAD_IFC_IGNORE_BKEY = 2, | |
85 | MLX5_MAD_IFC_NET_VIEW = 4, | |
86 | }; | |
87 | ||
88 | struct mlx5_ib_ucontext { | |
89 | struct ib_ucontext ibucontext; | |
90 | struct list_head db_page_list; | |
91 | ||
92 | /* protect doorbell record alloc/free | |
93 | */ | |
94 | struct mutex db_page_mutex; | |
95 | struct mlx5_uuar_info uuari; | |
96 | }; | |
97 | ||
98 | static inline struct mlx5_ib_ucontext *to_mucontext(struct ib_ucontext *ibucontext) | |
99 | { | |
100 | return container_of(ibucontext, struct mlx5_ib_ucontext, ibucontext); | |
101 | } | |
102 | ||
103 | struct mlx5_ib_pd { | |
104 | struct ib_pd ibpd; | |
105 | u32 pdn; | |
106 | u32 pa_lkey; | |
107 | }; | |
108 | ||
109 | /* Use macros here so that don't have to duplicate | |
110 | * enum ib_send_flags and enum ib_qp_type for low-level driver | |
111 | */ | |
112 | ||
113 | #define MLX5_IB_SEND_UMR_UNREG IB_SEND_RESERVED_START | |
968e78dd HE |
114 | #define MLX5_IB_SEND_UMR_FAIL_IF_FREE (IB_SEND_RESERVED_START << 1) |
115 | #define MLX5_IB_SEND_UMR_UPDATE_MTT (IB_SEND_RESERVED_START << 2) | |
e126ba97 EC |
116 | #define MLX5_IB_QPT_REG_UMR IB_QPT_RESERVED1 |
117 | #define MLX5_IB_WR_UMR IB_WR_RESERVED1 | |
118 | ||
119 | struct wr_list { | |
120 | u16 opcode; | |
121 | u16 next; | |
122 | }; | |
123 | ||
124 | struct mlx5_ib_wq { | |
125 | u64 *wrid; | |
126 | u32 *wr_data; | |
127 | struct wr_list *w_list; | |
128 | unsigned *wqe_head; | |
129 | u16 unsig_count; | |
130 | ||
131 | /* serialize post to the work queue | |
132 | */ | |
133 | spinlock_t lock; | |
134 | int wqe_cnt; | |
135 | int max_post; | |
136 | int max_gs; | |
137 | int offset; | |
138 | int wqe_shift; | |
139 | unsigned head; | |
140 | unsigned tail; | |
141 | u16 cur_post; | |
142 | u16 last_poll; | |
143 | void *qend; | |
144 | }; | |
145 | ||
146 | enum { | |
147 | MLX5_QP_USER, | |
148 | MLX5_QP_KERNEL, | |
149 | MLX5_QP_EMPTY | |
150 | }; | |
151 | ||
6aec21f6 HE |
152 | /* |
153 | * Connect-IB can trigger up to four concurrent pagefaults | |
154 | * per-QP. | |
155 | */ | |
156 | enum mlx5_ib_pagefault_context { | |
157 | MLX5_IB_PAGEFAULT_RESPONDER_READ, | |
158 | MLX5_IB_PAGEFAULT_REQUESTOR_READ, | |
159 | MLX5_IB_PAGEFAULT_RESPONDER_WRITE, | |
160 | MLX5_IB_PAGEFAULT_REQUESTOR_WRITE, | |
161 | MLX5_IB_PAGEFAULT_CONTEXTS | |
162 | }; | |
163 | ||
164 | static inline enum mlx5_ib_pagefault_context | |
165 | mlx5_ib_get_pagefault_context(struct mlx5_pagefault *pagefault) | |
166 | { | |
167 | return pagefault->flags & (MLX5_PFAULT_REQUESTOR | MLX5_PFAULT_WRITE); | |
168 | } | |
169 | ||
170 | struct mlx5_ib_pfault { | |
171 | struct work_struct work; | |
172 | struct mlx5_pagefault mpfault; | |
173 | }; | |
174 | ||
e126ba97 EC |
175 | struct mlx5_ib_qp { |
176 | struct ib_qp ibqp; | |
177 | struct mlx5_core_qp mqp; | |
178 | struct mlx5_buf buf; | |
179 | ||
180 | struct mlx5_db db; | |
181 | struct mlx5_ib_wq rq; | |
182 | ||
183 | u32 doorbell_qpn; | |
184 | u8 sq_signal_bits; | |
185 | u8 fm_cache; | |
186 | int sq_max_wqes_per_wr; | |
187 | int sq_spare_wqes; | |
188 | struct mlx5_ib_wq sq; | |
189 | ||
190 | struct ib_umem *umem; | |
191 | int buf_size; | |
192 | ||
193 | /* serialize qp state modifications | |
194 | */ | |
195 | struct mutex mutex; | |
196 | u16 xrcdn; | |
197 | u32 flags; | |
198 | u8 port; | |
199 | u8 alt_port; | |
200 | u8 atomic_rd_en; | |
201 | u8 resp_depth; | |
202 | u8 state; | |
203 | int mlx_type; | |
204 | int wq_sig; | |
205 | int scat_cqe; | |
206 | int max_inline_data; | |
207 | struct mlx5_bf *bf; | |
208 | int has_rq; | |
209 | ||
210 | /* only for user space QPs. For kernel | |
211 | * we have it from the bf object | |
212 | */ | |
213 | int uuarn; | |
214 | ||
215 | int create_type; | |
216 | u32 pa_lkey; | |
e1e66cc2 SG |
217 | |
218 | /* Store signature errors */ | |
219 | bool signature_en; | |
6aec21f6 HE |
220 | |
221 | #ifdef CONFIG_INFINIBAND_ON_DEMAND_PAGING | |
222 | /* | |
223 | * A flag that is true for QP's that are in a state that doesn't | |
224 | * allow page faults, and shouldn't schedule any more faults. | |
225 | */ | |
226 | int disable_page_faults; | |
227 | /* | |
228 | * The disable_page_faults_lock protects a QP's disable_page_faults | |
229 | * field, allowing for a thread to atomically check whether the QP | |
230 | * allows page faults, and if so schedule a page fault. | |
231 | */ | |
232 | spinlock_t disable_page_faults_lock; | |
233 | struct mlx5_ib_pfault pagefaults[MLX5_IB_PAGEFAULT_CONTEXTS]; | |
234 | #endif | |
e126ba97 EC |
235 | }; |
236 | ||
237 | struct mlx5_ib_cq_buf { | |
238 | struct mlx5_buf buf; | |
239 | struct ib_umem *umem; | |
240 | int cqe_size; | |
bde51583 | 241 | int nent; |
e126ba97 EC |
242 | }; |
243 | ||
244 | enum mlx5_ib_qp_flags { | |
245 | MLX5_IB_QP_BLOCK_MULTICAST_LOOPBACK = 1 << 0, | |
246 | MLX5_IB_QP_SIGNATURE_HANDLING = 1 << 1, | |
247 | }; | |
248 | ||
968e78dd HE |
249 | struct mlx5_umr_wr { |
250 | union { | |
251 | u64 virt_addr; | |
252 | u64 offset; | |
253 | } target; | |
254 | struct ib_pd *pd; | |
255 | unsigned int page_shift; | |
256 | unsigned int npages; | |
257 | u32 length; | |
258 | int access_flags; | |
259 | u32 mkey; | |
260 | }; | |
261 | ||
e126ba97 EC |
262 | struct mlx5_shared_mr_info { |
263 | int mr_id; | |
264 | struct ib_umem *umem; | |
265 | }; | |
266 | ||
267 | struct mlx5_ib_cq { | |
268 | struct ib_cq ibcq; | |
269 | struct mlx5_core_cq mcq; | |
270 | struct mlx5_ib_cq_buf buf; | |
271 | struct mlx5_db db; | |
272 | ||
273 | /* serialize access to the CQ | |
274 | */ | |
275 | spinlock_t lock; | |
276 | ||
277 | /* protect resize cq | |
278 | */ | |
279 | struct mutex resize_mutex; | |
bde51583 | 280 | struct mlx5_ib_cq_buf *resize_buf; |
e126ba97 EC |
281 | struct ib_umem *resize_umem; |
282 | int cqe_size; | |
283 | }; | |
284 | ||
285 | struct mlx5_ib_srq { | |
286 | struct ib_srq ibsrq; | |
287 | struct mlx5_core_srq msrq; | |
288 | struct mlx5_buf buf; | |
289 | struct mlx5_db db; | |
290 | u64 *wrid; | |
291 | /* protect SRQ hanlding | |
292 | */ | |
293 | spinlock_t lock; | |
294 | int head; | |
295 | int tail; | |
296 | u16 wqe_ctr; | |
297 | struct ib_umem *umem; | |
298 | /* serialize arming a SRQ | |
299 | */ | |
300 | struct mutex mutex; | |
301 | int wq_sig; | |
302 | }; | |
303 | ||
304 | struct mlx5_ib_xrcd { | |
305 | struct ib_xrcd ibxrcd; | |
306 | u32 xrcdn; | |
307 | }; | |
308 | ||
cc149f75 HE |
309 | enum mlx5_ib_mtt_access_flags { |
310 | MLX5_IB_MTT_READ = (1 << 0), | |
311 | MLX5_IB_MTT_WRITE = (1 << 1), | |
312 | }; | |
313 | ||
314 | #define MLX5_IB_MTT_PRESENT (MLX5_IB_MTT_READ | MLX5_IB_MTT_WRITE) | |
315 | ||
e126ba97 EC |
316 | struct mlx5_ib_mr { |
317 | struct ib_mr ibmr; | |
318 | struct mlx5_core_mr mmr; | |
319 | struct ib_umem *umem; | |
320 | struct mlx5_shared_mr_info *smr_info; | |
321 | struct list_head list; | |
322 | int order; | |
323 | int umred; | |
e126ba97 | 324 | int npages; |
746b5583 EC |
325 | struct mlx5_ib_dev *dev; |
326 | struct mlx5_create_mkey_mbox_out out; | |
3121e3c4 | 327 | struct mlx5_core_sig_ctx *sig; |
b4cfe447 | 328 | int live; |
e126ba97 EC |
329 | }; |
330 | ||
331 | struct mlx5_ib_fast_reg_page_list { | |
332 | struct ib_fast_reg_page_list ibfrpl; | |
333 | __be64 *mapped_page_list; | |
334 | dma_addr_t map; | |
335 | }; | |
336 | ||
a74d2416 SR |
337 | struct mlx5_ib_umr_context { |
338 | enum ib_wc_status status; | |
339 | struct completion done; | |
340 | }; | |
341 | ||
342 | static inline void mlx5_ib_init_umr_context(struct mlx5_ib_umr_context *context) | |
343 | { | |
344 | context->status = -1; | |
345 | init_completion(&context->done); | |
346 | } | |
347 | ||
e126ba97 EC |
348 | struct umr_common { |
349 | struct ib_pd *pd; | |
350 | struct ib_cq *cq; | |
351 | struct ib_qp *qp; | |
352 | struct ib_mr *mr; | |
353 | /* control access to UMR QP | |
354 | */ | |
355 | struct semaphore sem; | |
356 | }; | |
357 | ||
358 | enum { | |
359 | MLX5_FMR_INVALID, | |
360 | MLX5_FMR_VALID, | |
361 | MLX5_FMR_BUSY, | |
362 | }; | |
363 | ||
364 | struct mlx5_ib_fmr { | |
365 | struct ib_fmr ibfmr; | |
366 | struct mlx5_core_mr mr; | |
367 | int access_flags; | |
368 | int state; | |
369 | /* protect fmr state | |
370 | */ | |
371 | spinlock_t lock; | |
372 | u64 wrid; | |
373 | struct ib_send_wr wr[2]; | |
374 | u8 page_shift; | |
375 | struct ib_fast_reg_page_list page_list; | |
376 | }; | |
377 | ||
378 | struct mlx5_cache_ent { | |
379 | struct list_head head; | |
380 | /* sync access to the cahce entry | |
381 | */ | |
382 | spinlock_t lock; | |
383 | ||
384 | ||
385 | struct dentry *dir; | |
386 | char name[4]; | |
387 | u32 order; | |
388 | u32 size; | |
389 | u32 cur; | |
390 | u32 miss; | |
391 | u32 limit; | |
392 | ||
393 | struct dentry *fsize; | |
394 | struct dentry *fcur; | |
395 | struct dentry *fmiss; | |
396 | struct dentry *flimit; | |
397 | ||
398 | struct mlx5_ib_dev *dev; | |
399 | struct work_struct work; | |
400 | struct delayed_work dwork; | |
746b5583 | 401 | int pending; |
e126ba97 EC |
402 | }; |
403 | ||
404 | struct mlx5_mr_cache { | |
405 | struct workqueue_struct *wq; | |
406 | struct mlx5_cache_ent ent[MAX_MR_CACHE_ENTRIES]; | |
407 | int stopped; | |
408 | struct dentry *root; | |
409 | unsigned long last_add; | |
410 | }; | |
411 | ||
412 | struct mlx5_ib_resources { | |
413 | struct ib_cq *c0; | |
414 | struct ib_xrcd *x0; | |
415 | struct ib_xrcd *x1; | |
416 | struct ib_pd *p0; | |
417 | struct ib_srq *s0; | |
418 | }; | |
419 | ||
420 | struct mlx5_ib_dev { | |
421 | struct ib_device ib_dev; | |
9603b61d | 422 | struct mlx5_core_dev *mdev; |
e126ba97 EC |
423 | MLX5_DECLARE_DOORBELL_LOCK(uar_lock); |
424 | struct list_head eqs_list; | |
425 | int num_ports; | |
426 | int num_comp_vectors; | |
427 | /* serialize update of capability mask | |
428 | */ | |
429 | struct mutex cap_mask_mutex; | |
430 | bool ib_active; | |
431 | struct umr_common umrc; | |
432 | /* sync used page count stats | |
433 | */ | |
e126ba97 EC |
434 | struct mlx5_ib_resources devr; |
435 | struct mlx5_mr_cache cache; | |
746b5583 EC |
436 | struct timer_list delay_timer; |
437 | int fill_delay; | |
8cdd312c HE |
438 | #ifdef CONFIG_INFINIBAND_ON_DEMAND_PAGING |
439 | struct ib_odp_caps odp_caps; | |
6aec21f6 HE |
440 | /* |
441 | * Sleepable RCU that prevents destruction of MRs while they are still | |
442 | * being used by a page fault handler. | |
443 | */ | |
444 | struct srcu_struct mr_srcu; | |
8cdd312c | 445 | #endif |
e126ba97 EC |
446 | }; |
447 | ||
448 | static inline struct mlx5_ib_cq *to_mibcq(struct mlx5_core_cq *mcq) | |
449 | { | |
450 | return container_of(mcq, struct mlx5_ib_cq, mcq); | |
451 | } | |
452 | ||
453 | static inline struct mlx5_ib_xrcd *to_mxrcd(struct ib_xrcd *ibxrcd) | |
454 | { | |
455 | return container_of(ibxrcd, struct mlx5_ib_xrcd, ibxrcd); | |
456 | } | |
457 | ||
458 | static inline struct mlx5_ib_dev *to_mdev(struct ib_device *ibdev) | |
459 | { | |
460 | return container_of(ibdev, struct mlx5_ib_dev, ib_dev); | |
461 | } | |
462 | ||
463 | static inline struct mlx5_ib_fmr *to_mfmr(struct ib_fmr *ibfmr) | |
464 | { | |
465 | return container_of(ibfmr, struct mlx5_ib_fmr, ibfmr); | |
466 | } | |
467 | ||
468 | static inline struct mlx5_ib_cq *to_mcq(struct ib_cq *ibcq) | |
469 | { | |
470 | return container_of(ibcq, struct mlx5_ib_cq, ibcq); | |
471 | } | |
472 | ||
473 | static inline struct mlx5_ib_qp *to_mibqp(struct mlx5_core_qp *mqp) | |
474 | { | |
475 | return container_of(mqp, struct mlx5_ib_qp, mqp); | |
476 | } | |
477 | ||
d5436ba0 SG |
478 | static inline struct mlx5_ib_mr *to_mibmr(struct mlx5_core_mr *mmr) |
479 | { | |
480 | return container_of(mmr, struct mlx5_ib_mr, mmr); | |
481 | } | |
482 | ||
e126ba97 EC |
483 | static inline struct mlx5_ib_pd *to_mpd(struct ib_pd *ibpd) |
484 | { | |
485 | return container_of(ibpd, struct mlx5_ib_pd, ibpd); | |
486 | } | |
487 | ||
488 | static inline struct mlx5_ib_srq *to_msrq(struct ib_srq *ibsrq) | |
489 | { | |
490 | return container_of(ibsrq, struct mlx5_ib_srq, ibsrq); | |
491 | } | |
492 | ||
493 | static inline struct mlx5_ib_qp *to_mqp(struct ib_qp *ibqp) | |
494 | { | |
495 | return container_of(ibqp, struct mlx5_ib_qp, ibqp); | |
496 | } | |
497 | ||
498 | static inline struct mlx5_ib_srq *to_mibsrq(struct mlx5_core_srq *msrq) | |
499 | { | |
500 | return container_of(msrq, struct mlx5_ib_srq, msrq); | |
501 | } | |
502 | ||
503 | static inline struct mlx5_ib_mr *to_mmr(struct ib_mr *ibmr) | |
504 | { | |
505 | return container_of(ibmr, struct mlx5_ib_mr, ibmr); | |
506 | } | |
507 | ||
508 | static inline struct mlx5_ib_fast_reg_page_list *to_mfrpl(struct ib_fast_reg_page_list *ibfrpl) | |
509 | { | |
510 | return container_of(ibfrpl, struct mlx5_ib_fast_reg_page_list, ibfrpl); | |
511 | } | |
512 | ||
513 | struct mlx5_ib_ah { | |
514 | struct ib_ah ibah; | |
515 | struct mlx5_av av; | |
516 | }; | |
517 | ||
518 | static inline struct mlx5_ib_ah *to_mah(struct ib_ah *ibah) | |
519 | { | |
520 | return container_of(ibah, struct mlx5_ib_ah, ibah); | |
521 | } | |
522 | ||
e126ba97 EC |
523 | int mlx5_ib_db_map_user(struct mlx5_ib_ucontext *context, unsigned long virt, |
524 | struct mlx5_db *db); | |
525 | void mlx5_ib_db_unmap_user(struct mlx5_ib_ucontext *context, struct mlx5_db *db); | |
526 | void __mlx5_ib_cq_clean(struct mlx5_ib_cq *cq, u32 qpn, struct mlx5_ib_srq *srq); | |
527 | void mlx5_ib_cq_clean(struct mlx5_ib_cq *cq, u32 qpn, struct mlx5_ib_srq *srq); | |
528 | void mlx5_ib_free_srq_wqe(struct mlx5_ib_srq *srq, int wqe_index); | |
529 | int mlx5_MAD_IFC(struct mlx5_ib_dev *dev, int ignore_mkey, int ignore_bkey, | |
f241e749 | 530 | u8 port, struct ib_wc *in_wc, struct ib_grh *in_grh, |
e126ba97 EC |
531 | void *in_mad, void *response_mad); |
532 | struct ib_ah *create_ib_ah(struct ib_ah_attr *ah_attr, | |
533 | struct mlx5_ib_ah *ah); | |
534 | struct ib_ah *mlx5_ib_create_ah(struct ib_pd *pd, struct ib_ah_attr *ah_attr); | |
535 | int mlx5_ib_query_ah(struct ib_ah *ibah, struct ib_ah_attr *ah_attr); | |
536 | int mlx5_ib_destroy_ah(struct ib_ah *ah); | |
537 | struct ib_srq *mlx5_ib_create_srq(struct ib_pd *pd, | |
538 | struct ib_srq_init_attr *init_attr, | |
539 | struct ib_udata *udata); | |
540 | int mlx5_ib_modify_srq(struct ib_srq *ibsrq, struct ib_srq_attr *attr, | |
541 | enum ib_srq_attr_mask attr_mask, struct ib_udata *udata); | |
542 | int mlx5_ib_query_srq(struct ib_srq *ibsrq, struct ib_srq_attr *srq_attr); | |
543 | int mlx5_ib_destroy_srq(struct ib_srq *srq); | |
544 | int mlx5_ib_post_srq_recv(struct ib_srq *ibsrq, struct ib_recv_wr *wr, | |
545 | struct ib_recv_wr **bad_wr); | |
546 | struct ib_qp *mlx5_ib_create_qp(struct ib_pd *pd, | |
547 | struct ib_qp_init_attr *init_attr, | |
548 | struct ib_udata *udata); | |
549 | int mlx5_ib_modify_qp(struct ib_qp *ibqp, struct ib_qp_attr *attr, | |
550 | int attr_mask, struct ib_udata *udata); | |
551 | int mlx5_ib_query_qp(struct ib_qp *ibqp, struct ib_qp_attr *qp_attr, int qp_attr_mask, | |
552 | struct ib_qp_init_attr *qp_init_attr); | |
553 | int mlx5_ib_destroy_qp(struct ib_qp *qp); | |
554 | int mlx5_ib_post_send(struct ib_qp *ibqp, struct ib_send_wr *wr, | |
555 | struct ib_send_wr **bad_wr); | |
556 | int mlx5_ib_post_recv(struct ib_qp *ibqp, struct ib_recv_wr *wr, | |
557 | struct ib_recv_wr **bad_wr); | |
558 | void *mlx5_get_send_wqe(struct mlx5_ib_qp *qp, int n); | |
c1395a2a HE |
559 | int mlx5_ib_read_user_wqe(struct mlx5_ib_qp *qp, int send, int wqe_index, |
560 | void *buffer, u32 length); | |
e126ba97 EC |
561 | struct ib_cq *mlx5_ib_create_cq(struct ib_device *ibdev, int entries, |
562 | int vector, struct ib_ucontext *context, | |
563 | struct ib_udata *udata); | |
564 | int mlx5_ib_destroy_cq(struct ib_cq *cq); | |
565 | int mlx5_ib_poll_cq(struct ib_cq *ibcq, int num_entries, struct ib_wc *wc); | |
566 | int mlx5_ib_arm_cq(struct ib_cq *ibcq, enum ib_cq_notify_flags flags); | |
567 | int mlx5_ib_modify_cq(struct ib_cq *cq, u16 cq_count, u16 cq_period); | |
568 | int mlx5_ib_resize_cq(struct ib_cq *ibcq, int entries, struct ib_udata *udata); | |
569 | struct ib_mr *mlx5_ib_get_dma_mr(struct ib_pd *pd, int acc); | |
570 | struct ib_mr *mlx5_ib_reg_user_mr(struct ib_pd *pd, u64 start, u64 length, | |
571 | u64 virt_addr, int access_flags, | |
572 | struct ib_udata *udata); | |
832a6b06 HE |
573 | int mlx5_ib_update_mtt(struct mlx5_ib_mr *mr, u64 start_page_index, |
574 | int npages, int zap); | |
e126ba97 | 575 | int mlx5_ib_dereg_mr(struct ib_mr *ibmr); |
3121e3c4 SG |
576 | int mlx5_ib_destroy_mr(struct ib_mr *ibmr); |
577 | struct ib_mr *mlx5_ib_create_mr(struct ib_pd *pd, | |
578 | struct ib_mr_init_attr *mr_init_attr); | |
e126ba97 EC |
579 | struct ib_mr *mlx5_ib_alloc_fast_reg_mr(struct ib_pd *pd, |
580 | int max_page_list_len); | |
581 | struct ib_fast_reg_page_list *mlx5_ib_alloc_fast_reg_page_list(struct ib_device *ibdev, | |
582 | int page_list_len); | |
583 | void mlx5_ib_free_fast_reg_page_list(struct ib_fast_reg_page_list *page_list); | |
584 | struct ib_fmr *mlx5_ib_fmr_alloc(struct ib_pd *pd, int acc, | |
585 | struct ib_fmr_attr *fmr_attr); | |
586 | int mlx5_ib_map_phys_fmr(struct ib_fmr *ibfmr, u64 *page_list, | |
587 | int npages, u64 iova); | |
588 | int mlx5_ib_unmap_fmr(struct list_head *fmr_list); | |
589 | int mlx5_ib_fmr_dealloc(struct ib_fmr *ibfmr); | |
590 | int mlx5_ib_process_mad(struct ib_device *ibdev, int mad_flags, u8 port_num, | |
591 | struct ib_wc *in_wc, struct ib_grh *in_grh, | |
592 | struct ib_mad *in_mad, struct ib_mad *out_mad); | |
593 | struct ib_xrcd *mlx5_ib_alloc_xrcd(struct ib_device *ibdev, | |
594 | struct ib_ucontext *context, | |
595 | struct ib_udata *udata); | |
596 | int mlx5_ib_dealloc_xrcd(struct ib_xrcd *xrcd); | |
597 | int mlx5_vector2eqn(struct mlx5_ib_dev *dev, int vector, int *eqn, int *irqn); | |
598 | int mlx5_ib_get_buf_offset(u64 addr, int page_shift, u32 *offset); | |
599 | int mlx5_query_ext_port_caps(struct mlx5_ib_dev *dev, u8 port); | |
600 | int mlx5_ib_query_port(struct ib_device *ibdev, u8 port, | |
601 | struct ib_port_attr *props); | |
602 | int mlx5_ib_init_fmr(struct mlx5_ib_dev *dev); | |
603 | void mlx5_ib_cleanup_fmr(struct mlx5_ib_dev *dev); | |
604 | void mlx5_ib_cont_pages(struct ib_umem *umem, u64 addr, int *count, int *shift, | |
605 | int *ncont, int *order); | |
832a6b06 HE |
606 | void __mlx5_ib_populate_pas(struct mlx5_ib_dev *dev, struct ib_umem *umem, |
607 | int page_shift, size_t offset, size_t num_pages, | |
608 | __be64 *pas, int access_flags); | |
e126ba97 | 609 | void mlx5_ib_populate_pas(struct mlx5_ib_dev *dev, struct ib_umem *umem, |
cc149f75 | 610 | int page_shift, __be64 *pas, int access_flags); |
e126ba97 EC |
611 | void mlx5_ib_copy_pas(u64 *old, u64 *new, int step, int num); |
612 | int mlx5_ib_get_cqe_size(struct mlx5_ib_dev *dev, struct ib_cq *ibcq); | |
613 | int mlx5_mr_cache_init(struct mlx5_ib_dev *dev); | |
614 | int mlx5_mr_cache_cleanup(struct mlx5_ib_dev *dev); | |
615 | int mlx5_mr_ib_cont_pages(struct ib_umem *umem, u64 addr, int *count, int *shift); | |
616 | void mlx5_umr_cq_handler(struct ib_cq *cq, void *cq_context); | |
d5436ba0 SG |
617 | int mlx5_ib_check_mr_status(struct ib_mr *ibmr, u32 check_mask, |
618 | struct ib_mr_status *mr_status); | |
e126ba97 | 619 | |
8cdd312c | 620 | #ifdef CONFIG_INFINIBAND_ON_DEMAND_PAGING |
6aec21f6 HE |
621 | extern struct workqueue_struct *mlx5_ib_page_fault_wq; |
622 | ||
8cdd312c | 623 | int mlx5_ib_internal_query_odp_caps(struct mlx5_ib_dev *dev); |
6aec21f6 HE |
624 | void mlx5_ib_mr_pfault_handler(struct mlx5_ib_qp *qp, |
625 | struct mlx5_ib_pfault *pfault); | |
626 | void mlx5_ib_odp_create_qp(struct mlx5_ib_qp *qp); | |
627 | int mlx5_ib_odp_init_one(struct mlx5_ib_dev *ibdev); | |
628 | void mlx5_ib_odp_remove_one(struct mlx5_ib_dev *ibdev); | |
629 | int __init mlx5_ib_odp_init(void); | |
630 | void mlx5_ib_odp_cleanup(void); | |
631 | void mlx5_ib_qp_disable_pagefaults(struct mlx5_ib_qp *qp); | |
632 | void mlx5_ib_qp_enable_pagefaults(struct mlx5_ib_qp *qp); | |
b4cfe447 HE |
633 | void mlx5_ib_invalidate_range(struct ib_umem *umem, unsigned long start, |
634 | unsigned long end); | |
6aec21f6 HE |
635 | |
636 | #else /* CONFIG_INFINIBAND_ON_DEMAND_PAGING */ | |
8cdd312c HE |
637 | static inline int mlx5_ib_internal_query_odp_caps(struct mlx5_ib_dev *dev) |
638 | { | |
639 | return 0; | |
640 | } | |
6aec21f6 HE |
641 | |
642 | static inline void mlx5_ib_odp_create_qp(struct mlx5_ib_qp *qp) {} | |
643 | static inline int mlx5_ib_odp_init_one(struct mlx5_ib_dev *ibdev) { return 0; } | |
644 | static inline void mlx5_ib_odp_remove_one(struct mlx5_ib_dev *ibdev) {} | |
645 | static inline int mlx5_ib_odp_init(void) { return 0; } | |
646 | static inline void mlx5_ib_odp_cleanup(void) {} | |
647 | static inline void mlx5_ib_qp_disable_pagefaults(struct mlx5_ib_qp *qp) {} | |
648 | static inline void mlx5_ib_qp_enable_pagefaults(struct mlx5_ib_qp *qp) {} | |
649 | ||
8cdd312c HE |
650 | #endif /* CONFIG_INFINIBAND_ON_DEMAND_PAGING */ |
651 | ||
e126ba97 EC |
652 | static inline void init_query_mad(struct ib_smp *mad) |
653 | { | |
654 | mad->base_version = 1; | |
655 | mad->mgmt_class = IB_MGMT_CLASS_SUBN_LID_ROUTED; | |
656 | mad->class_version = 1; | |
657 | mad->method = IB_MGMT_METHOD_GET; | |
658 | } | |
659 | ||
660 | static inline u8 convert_access(int acc) | |
661 | { | |
662 | return (acc & IB_ACCESS_REMOTE_ATOMIC ? MLX5_PERM_ATOMIC : 0) | | |
663 | (acc & IB_ACCESS_REMOTE_WRITE ? MLX5_PERM_REMOTE_WRITE : 0) | | |
664 | (acc & IB_ACCESS_REMOTE_READ ? MLX5_PERM_REMOTE_READ : 0) | | |
665 | (acc & IB_ACCESS_LOCAL_WRITE ? MLX5_PERM_LOCAL_WRITE : 0) | | |
666 | MLX5_PERM_LOCAL_READ; | |
667 | } | |
668 | ||
cc149f75 HE |
669 | #define MLX5_MAX_UMR_SHIFT 16 |
670 | #define MLX5_MAX_UMR_PAGES (1 << MLX5_MAX_UMR_SHIFT) | |
671 | ||
e126ba97 | 672 | #endif /* MLX5_IB_H */ |