Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * Copyright (c) 2004, 2005 Topspin Communications. All rights reserved. | |
cd4e8fb4 | 3 | * Copyright (c) 2005 Sun Microsystems, Inc. All rights reserved. |
2a1d9b7f | 4 | * Copyright (c) 2005 Mellanox Technologies. All rights reserved. |
1da177e4 LT |
5 | * |
6 | * This software is available to you under a choice of one of two | |
7 | * licenses. You may choose to be licensed under the terms of the GNU | |
8 | * General Public License (GPL) Version 2, available from the file | |
9 | * COPYING in the main directory of this source tree, or the | |
10 | * OpenIB.org BSD license below: | |
11 | * | |
12 | * Redistribution and use in source and binary forms, with or | |
13 | * without modification, are permitted provided that the following | |
14 | * conditions are met: | |
15 | * | |
16 | * - Redistributions of source code must retain the above | |
17 | * copyright notice, this list of conditions and the following | |
18 | * disclaimer. | |
19 | * | |
20 | * - Redistributions in binary form must reproduce the above | |
21 | * copyright notice, this list of conditions and the following | |
22 | * disclaimer in the documentation and/or other materials | |
23 | * provided with the distribution. | |
24 | * | |
25 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, | |
26 | * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
27 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND | |
28 | * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS | |
29 | * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN | |
30 | * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN | |
31 | * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE | |
32 | * SOFTWARE. | |
33 | * | |
34 | * $Id: mthca_main.c 1396 2004-12-28 04:10:27Z roland $ | |
35 | */ | |
36 | ||
37 | #include <linux/config.h> | |
38 | #include <linux/version.h> | |
39 | #include <linux/module.h> | |
40 | #include <linux/init.h> | |
41 | #include <linux/errno.h> | |
42 | #include <linux/pci.h> | |
43 | #include <linux/interrupt.h> | |
44 | ||
45 | #include "mthca_dev.h" | |
46 | #include "mthca_config_reg.h" | |
47 | #include "mthca_cmd.h" | |
48 | #include "mthca_profile.h" | |
49 | #include "mthca_memfree.h" | |
50 | ||
51 | MODULE_AUTHOR("Roland Dreier"); | |
52 | MODULE_DESCRIPTION("Mellanox InfiniBand HCA low-level driver"); | |
53 | MODULE_LICENSE("Dual BSD/GPL"); | |
54 | MODULE_VERSION(DRV_VERSION); | |
55 | ||
56 | #ifdef CONFIG_PCI_MSI | |
57 | ||
58 | static int msi_x = 0; | |
59 | module_param(msi_x, int, 0444); | |
60 | MODULE_PARM_DESC(msi_x, "attempt to use MSI-X if nonzero"); | |
61 | ||
62 | static int msi = 0; | |
63 | module_param(msi, int, 0444); | |
64 | MODULE_PARM_DESC(msi, "attempt to use MSI if nonzero"); | |
65 | ||
66 | #else /* CONFIG_PCI_MSI */ | |
67 | ||
68 | #define msi_x (0) | |
69 | #define msi (0) | |
70 | ||
71 | #endif /* CONFIG_PCI_MSI */ | |
72 | ||
73 | static const char mthca_version[] __devinitdata = | |
177214af | 74 | DRV_NAME ": Mellanox InfiniBand HCA driver v" |
1da177e4 LT |
75 | DRV_VERSION " (" DRV_RELDATE ")\n"; |
76 | ||
77 | static struct mthca_profile default_profile = { | |
e0f5fdca MT |
78 | .num_qp = 1 << 16, |
79 | .rdb_per_qp = 4, | |
80 | .num_cq = 1 << 16, | |
81 | .num_mcg = 1 << 13, | |
82 | .num_mpt = 1 << 17, | |
83 | .num_mtt = 1 << 20, | |
84 | .num_udav = 1 << 15, /* Tavor only */ | |
85 | .fmr_reserved_mtts = 1 << 18, /* Tavor only */ | |
86 | .uarc_size = 1 << 18, /* Arbel only */ | |
1da177e4 LT |
87 | }; |
88 | ||
89 | static int __devinit mthca_tune_pci(struct mthca_dev *mdev) | |
90 | { | |
91 | int cap; | |
92 | u16 val; | |
93 | ||
94 | /* First try to max out Read Byte Count */ | |
95 | cap = pci_find_capability(mdev->pdev, PCI_CAP_ID_PCIX); | |
96 | if (cap) { | |
97 | if (pci_read_config_word(mdev->pdev, cap + PCI_X_CMD, &val)) { | |
98 | mthca_err(mdev, "Couldn't read PCI-X command register, " | |
99 | "aborting.\n"); | |
100 | return -ENODEV; | |
101 | } | |
102 | val = (val & ~PCI_X_CMD_MAX_READ) | (3 << 2); | |
103 | if (pci_write_config_word(mdev->pdev, cap + PCI_X_CMD, val)) { | |
104 | mthca_err(mdev, "Couldn't write PCI-X command register, " | |
105 | "aborting.\n"); | |
106 | return -ENODEV; | |
107 | } | |
68a3c212 | 108 | } else if (!(mdev->mthca_flags & MTHCA_FLAG_PCIE)) |
1da177e4 LT |
109 | mthca_info(mdev, "No PCI-X capability, not setting RBC.\n"); |
110 | ||
111 | cap = pci_find_capability(mdev->pdev, PCI_CAP_ID_EXP); | |
112 | if (cap) { | |
113 | if (pci_read_config_word(mdev->pdev, cap + PCI_EXP_DEVCTL, &val)) { | |
114 | mthca_err(mdev, "Couldn't read PCI Express device control " | |
115 | "register, aborting.\n"); | |
116 | return -ENODEV; | |
117 | } | |
118 | val = (val & ~PCI_EXP_DEVCTL_READRQ) | (5 << 12); | |
119 | if (pci_write_config_word(mdev->pdev, cap + PCI_EXP_DEVCTL, val)) { | |
120 | mthca_err(mdev, "Couldn't write PCI Express device control " | |
121 | "register, aborting.\n"); | |
122 | return -ENODEV; | |
123 | } | |
68a3c212 | 124 | } else if (mdev->mthca_flags & MTHCA_FLAG_PCIE) |
1da177e4 LT |
125 | mthca_info(mdev, "No PCI Express capability, " |
126 | "not setting Max Read Request Size.\n"); | |
127 | ||
128 | return 0; | |
129 | } | |
130 | ||
131 | static int __devinit mthca_dev_lim(struct mthca_dev *mdev, struct mthca_dev_lim *dev_lim) | |
132 | { | |
133 | int err; | |
134 | u8 status; | |
135 | ||
136 | err = mthca_QUERY_DEV_LIM(mdev, dev_lim, &status); | |
137 | if (err) { | |
138 | mthca_err(mdev, "QUERY_DEV_LIM command failed, aborting.\n"); | |
139 | return err; | |
140 | } | |
141 | if (status) { | |
142 | mthca_err(mdev, "QUERY_DEV_LIM returned status 0x%02x, " | |
143 | "aborting.\n", status); | |
144 | return -EINVAL; | |
145 | } | |
146 | if (dev_lim->min_page_sz > PAGE_SIZE) { | |
147 | mthca_err(mdev, "HCA minimum page size of %d bigger than " | |
148 | "kernel PAGE_SIZE of %ld, aborting.\n", | |
149 | dev_lim->min_page_sz, PAGE_SIZE); | |
150 | return -ENODEV; | |
151 | } | |
152 | if (dev_lim->num_ports > MTHCA_MAX_PORTS) { | |
153 | mthca_err(mdev, "HCA has %d ports, but we only support %d, " | |
154 | "aborting.\n", | |
155 | dev_lim->num_ports, MTHCA_MAX_PORTS); | |
156 | return -ENODEV; | |
157 | } | |
158 | ||
159 | mdev->limits.num_ports = dev_lim->num_ports; | |
160 | mdev->limits.vl_cap = dev_lim->max_vl; | |
161 | mdev->limits.mtu_cap = dev_lim->max_mtu; | |
162 | mdev->limits.gid_table_len = dev_lim->max_gids; | |
163 | mdev->limits.pkey_table_len = dev_lim->max_pkeys; | |
164 | mdev->limits.local_ca_ack_delay = dev_lim->local_ca_ack_delay; | |
165 | mdev->limits.max_sg = dev_lim->max_sg; | |
166 | mdev->limits.reserved_qps = dev_lim->reserved_qps; | |
167 | mdev->limits.reserved_srqs = dev_lim->reserved_srqs; | |
168 | mdev->limits.reserved_eecs = dev_lim->reserved_eecs; | |
169 | mdev->limits.reserved_cqs = dev_lim->reserved_cqs; | |
170 | mdev->limits.reserved_eqs = dev_lim->reserved_eqs; | |
171 | mdev->limits.reserved_mtts = dev_lim->reserved_mtts; | |
172 | mdev->limits.reserved_mrws = dev_lim->reserved_mrws; | |
173 | mdev->limits.reserved_uars = dev_lim->reserved_uars; | |
174 | mdev->limits.reserved_pds = dev_lim->reserved_pds; | |
175 | ||
176 | /* IB_DEVICE_RESIZE_MAX_WR not supported by driver. | |
177 | May be doable since hardware supports it for SRQ. | |
178 | ||
179 | IB_DEVICE_N_NOTIFY_CQ is supported by hardware but not by driver. | |
180 | ||
181 | IB_DEVICE_SRQ_RESIZE is supported by hardware but SRQ is not | |
182 | supported by driver. */ | |
183 | mdev->device_cap_flags = IB_DEVICE_CHANGE_PHY_PORT | | |
184 | IB_DEVICE_PORT_ACTIVE_EVENT | | |
185 | IB_DEVICE_SYS_IMAGE_GUID | | |
186 | IB_DEVICE_RC_RNR_NAK_GEN; | |
187 | ||
188 | if (dev_lim->flags & DEV_LIM_FLAG_BAD_PKEY_CNTR) | |
189 | mdev->device_cap_flags |= IB_DEVICE_BAD_PKEY_CNTR; | |
190 | ||
191 | if (dev_lim->flags & DEV_LIM_FLAG_BAD_QKEY_CNTR) | |
192 | mdev->device_cap_flags |= IB_DEVICE_BAD_QKEY_CNTR; | |
193 | ||
194 | if (dev_lim->flags & DEV_LIM_FLAG_RAW_MULTI) | |
195 | mdev->device_cap_flags |= IB_DEVICE_RAW_MULTI; | |
196 | ||
197 | if (dev_lim->flags & DEV_LIM_FLAG_AUTO_PATH_MIG) | |
198 | mdev->device_cap_flags |= IB_DEVICE_AUTO_PATH_MIG; | |
199 | ||
200 | if (dev_lim->flags & DEV_LIM_FLAG_UD_AV_PORT_ENFORCE) | |
201 | mdev->device_cap_flags |= IB_DEVICE_UD_AV_PORT_ENFORCE; | |
202 | ||
203 | if (dev_lim->flags & DEV_LIM_FLAG_SRQ) | |
204 | mdev->mthca_flags |= MTHCA_FLAG_SRQ; | |
205 | ||
206 | return 0; | |
207 | } | |
208 | ||
209 | static int __devinit mthca_init_tavor(struct mthca_dev *mdev) | |
210 | { | |
211 | u8 status; | |
212 | int err; | |
213 | struct mthca_dev_lim dev_lim; | |
214 | struct mthca_profile profile; | |
215 | struct mthca_init_hca_param init_hca; | |
216 | struct mthca_adapter adapter; | |
217 | ||
218 | err = mthca_SYS_EN(mdev, &status); | |
219 | if (err) { | |
220 | mthca_err(mdev, "SYS_EN command failed, aborting.\n"); | |
221 | return err; | |
222 | } | |
223 | if (status) { | |
224 | mthca_err(mdev, "SYS_EN returned status 0x%02x, " | |
225 | "aborting.\n", status); | |
226 | return -EINVAL; | |
227 | } | |
228 | ||
229 | err = mthca_QUERY_FW(mdev, &status); | |
230 | if (err) { | |
231 | mthca_err(mdev, "QUERY_FW command failed, aborting.\n"); | |
232 | goto err_disable; | |
233 | } | |
234 | if (status) { | |
235 | mthca_err(mdev, "QUERY_FW returned status 0x%02x, " | |
236 | "aborting.\n", status); | |
237 | err = -EINVAL; | |
238 | goto err_disable; | |
239 | } | |
240 | err = mthca_QUERY_DDR(mdev, &status); | |
241 | if (err) { | |
242 | mthca_err(mdev, "QUERY_DDR command failed, aborting.\n"); | |
243 | goto err_disable; | |
244 | } | |
245 | if (status) { | |
246 | mthca_err(mdev, "QUERY_DDR returned status 0x%02x, " | |
247 | "aborting.\n", status); | |
248 | err = -EINVAL; | |
249 | goto err_disable; | |
250 | } | |
251 | ||
252 | err = mthca_dev_lim(mdev, &dev_lim); | |
253 | ||
254 | profile = default_profile; | |
255 | profile.num_uar = dev_lim.uar_size / PAGE_SIZE; | |
256 | profile.uarc_size = 0; | |
257 | ||
258 | err = mthca_make_profile(mdev, &profile, &dev_lim, &init_hca); | |
259 | if (err < 0) | |
260 | goto err_disable; | |
261 | ||
262 | err = mthca_INIT_HCA(mdev, &init_hca, &status); | |
263 | if (err) { | |
264 | mthca_err(mdev, "INIT_HCA command failed, aborting.\n"); | |
265 | goto err_disable; | |
266 | } | |
267 | if (status) { | |
268 | mthca_err(mdev, "INIT_HCA returned status 0x%02x, " | |
269 | "aborting.\n", status); | |
270 | err = -EINVAL; | |
271 | goto err_disable; | |
272 | } | |
273 | ||
274 | err = mthca_QUERY_ADAPTER(mdev, &adapter, &status); | |
275 | if (err) { | |
276 | mthca_err(mdev, "QUERY_ADAPTER command failed, aborting.\n"); | |
277 | goto err_close; | |
278 | } | |
279 | if (status) { | |
280 | mthca_err(mdev, "QUERY_ADAPTER returned status 0x%02x, " | |
281 | "aborting.\n", status); | |
282 | err = -EINVAL; | |
283 | goto err_close; | |
284 | } | |
285 | ||
286 | mdev->eq_table.inta_pin = adapter.inta_pin; | |
287 | mdev->rev_id = adapter.revision_id; | |
288 | ||
289 | return 0; | |
290 | ||
291 | err_close: | |
292 | mthca_CLOSE_HCA(mdev, 0, &status); | |
293 | ||
294 | err_disable: | |
295 | mthca_SYS_DIS(mdev, &status); | |
296 | ||
297 | return err; | |
298 | } | |
299 | ||
300 | static int __devinit mthca_load_fw(struct mthca_dev *mdev) | |
301 | { | |
302 | u8 status; | |
303 | int err; | |
304 | ||
305 | /* FIXME: use HCA-attached memory for FW if present */ | |
306 | ||
307 | mdev->fw.arbel.fw_icm = | |
308 | mthca_alloc_icm(mdev, mdev->fw.arbel.fw_pages, | |
309 | GFP_HIGHUSER | __GFP_NOWARN); | |
310 | if (!mdev->fw.arbel.fw_icm) { | |
311 | mthca_err(mdev, "Couldn't allocate FW area, aborting.\n"); | |
312 | return -ENOMEM; | |
313 | } | |
314 | ||
315 | err = mthca_MAP_FA(mdev, mdev->fw.arbel.fw_icm, &status); | |
316 | if (err) { | |
317 | mthca_err(mdev, "MAP_FA command failed, aborting.\n"); | |
318 | goto err_free; | |
319 | } | |
320 | if (status) { | |
321 | mthca_err(mdev, "MAP_FA returned status 0x%02x, aborting.\n", status); | |
322 | err = -EINVAL; | |
323 | goto err_free; | |
324 | } | |
325 | err = mthca_RUN_FW(mdev, &status); | |
326 | if (err) { | |
327 | mthca_err(mdev, "RUN_FW command failed, aborting.\n"); | |
328 | goto err_unmap_fa; | |
329 | } | |
330 | if (status) { | |
331 | mthca_err(mdev, "RUN_FW returned status 0x%02x, aborting.\n", status); | |
332 | err = -EINVAL; | |
333 | goto err_unmap_fa; | |
334 | } | |
335 | ||
336 | return 0; | |
337 | ||
338 | err_unmap_fa: | |
339 | mthca_UNMAP_FA(mdev, &status); | |
340 | ||
341 | err_free: | |
342 | mthca_free_icm(mdev, mdev->fw.arbel.fw_icm); | |
343 | return err; | |
344 | } | |
345 | ||
346 | static int __devinit mthca_init_icm(struct mthca_dev *mdev, | |
347 | struct mthca_dev_lim *dev_lim, | |
348 | struct mthca_init_hca_param *init_hca, | |
349 | u64 icm_size) | |
350 | { | |
351 | u64 aux_pages; | |
352 | u8 status; | |
353 | int err; | |
354 | ||
355 | err = mthca_SET_ICM_SIZE(mdev, icm_size, &aux_pages, &status); | |
356 | if (err) { | |
357 | mthca_err(mdev, "SET_ICM_SIZE command failed, aborting.\n"); | |
358 | return err; | |
359 | } | |
360 | if (status) { | |
361 | mthca_err(mdev, "SET_ICM_SIZE returned status 0x%02x, " | |
362 | "aborting.\n", status); | |
363 | return -EINVAL; | |
364 | } | |
365 | ||
366 | mthca_dbg(mdev, "%lld KB of HCA context requires %lld KB aux memory.\n", | |
367 | (unsigned long long) icm_size >> 10, | |
368 | (unsigned long long) aux_pages << 2); | |
369 | ||
370 | mdev->fw.arbel.aux_icm = mthca_alloc_icm(mdev, aux_pages, | |
371 | GFP_HIGHUSER | __GFP_NOWARN); | |
372 | if (!mdev->fw.arbel.aux_icm) { | |
373 | mthca_err(mdev, "Couldn't allocate aux memory, aborting.\n"); | |
374 | return -ENOMEM; | |
375 | } | |
376 | ||
377 | err = mthca_MAP_ICM_AUX(mdev, mdev->fw.arbel.aux_icm, &status); | |
378 | if (err) { | |
379 | mthca_err(mdev, "MAP_ICM_AUX command failed, aborting.\n"); | |
380 | goto err_free_aux; | |
381 | } | |
382 | if (status) { | |
383 | mthca_err(mdev, "MAP_ICM_AUX returned status 0x%02x, aborting.\n", status); | |
384 | err = -EINVAL; | |
385 | goto err_free_aux; | |
386 | } | |
387 | ||
388 | err = mthca_map_eq_icm(mdev, init_hca->eqc_base); | |
389 | if (err) { | |
390 | mthca_err(mdev, "Failed to map EQ context memory, aborting.\n"); | |
391 | goto err_unmap_aux; | |
392 | } | |
393 | ||
394 | mdev->mr_table.mtt_table = mthca_alloc_icm_table(mdev, init_hca->mtt_base, | |
44ea6687 | 395 | MTHCA_MTT_SEG_SIZE, |
1da177e4 LT |
396 | mdev->limits.num_mtt_segs, |
397 | mdev->limits.reserved_mtts, 1); | |
398 | if (!mdev->mr_table.mtt_table) { | |
399 | mthca_err(mdev, "Failed to map MTT context memory, aborting.\n"); | |
400 | err = -ENOMEM; | |
401 | goto err_unmap_eq; | |
402 | } | |
403 | ||
404 | mdev->mr_table.mpt_table = mthca_alloc_icm_table(mdev, init_hca->mpt_base, | |
405 | dev_lim->mpt_entry_sz, | |
406 | mdev->limits.num_mpts, | |
407 | mdev->limits.reserved_mrws, 1); | |
408 | if (!mdev->mr_table.mpt_table) { | |
409 | mthca_err(mdev, "Failed to map MPT context memory, aborting.\n"); | |
410 | err = -ENOMEM; | |
411 | goto err_unmap_mtt; | |
412 | } | |
413 | ||
414 | mdev->qp_table.qp_table = mthca_alloc_icm_table(mdev, init_hca->qpc_base, | |
415 | dev_lim->qpc_entry_sz, | |
416 | mdev->limits.num_qps, | |
417 | mdev->limits.reserved_qps, 0); | |
418 | if (!mdev->qp_table.qp_table) { | |
419 | mthca_err(mdev, "Failed to map QP context memory, aborting.\n"); | |
420 | err = -ENOMEM; | |
421 | goto err_unmap_mpt; | |
422 | } | |
423 | ||
424 | mdev->qp_table.eqp_table = mthca_alloc_icm_table(mdev, init_hca->eqpc_base, | |
425 | dev_lim->eqpc_entry_sz, | |
426 | mdev->limits.num_qps, | |
427 | mdev->limits.reserved_qps, 0); | |
428 | if (!mdev->qp_table.eqp_table) { | |
429 | mthca_err(mdev, "Failed to map EQP context memory, aborting.\n"); | |
430 | err = -ENOMEM; | |
431 | goto err_unmap_qp; | |
432 | } | |
433 | ||
08aeb14e RD |
434 | mdev->qp_table.rdb_table = mthca_alloc_icm_table(mdev, init_hca->rdb_base, |
435 | MTHCA_RDB_ENTRY_SIZE, | |
436 | mdev->limits.num_qps << | |
437 | mdev->qp_table.rdb_shift, | |
438 | 0, 0); | |
439 | if (!mdev->qp_table.rdb_table) { | |
440 | mthca_err(mdev, "Failed to map RDB context memory, aborting\n"); | |
441 | err = -ENOMEM; | |
19272d43 | 442 | goto err_unmap_eqp; |
08aeb14e RD |
443 | } |
444 | ||
445 | mdev->cq_table.table = mthca_alloc_icm_table(mdev, init_hca->cqc_base, | |
1da177e4 LT |
446 | dev_lim->cqc_entry_sz, |
447 | mdev->limits.num_cqs, | |
448 | mdev->limits.reserved_cqs, 0); | |
449 | if (!mdev->cq_table.table) { | |
450 | mthca_err(mdev, "Failed to map CQ context memory, aborting.\n"); | |
451 | err = -ENOMEM; | |
08aeb14e | 452 | goto err_unmap_rdb; |
1da177e4 LT |
453 | } |
454 | ||
455 | /* | |
456 | * It's not strictly required, but for simplicity just map the | |
457 | * whole multicast group table now. The table isn't very big | |
458 | * and it's a lot easier than trying to track ref counts. | |
459 | */ | |
460 | mdev->mcg_table.table = mthca_alloc_icm_table(mdev, init_hca->mc_base, | |
461 | MTHCA_MGM_ENTRY_SIZE, | |
462 | mdev->limits.num_mgms + | |
463 | mdev->limits.num_amgms, | |
464 | mdev->limits.num_mgms + | |
465 | mdev->limits.num_amgms, | |
466 | 0); | |
467 | if (!mdev->mcg_table.table) { | |
468 | mthca_err(mdev, "Failed to map MCG context memory, aborting.\n"); | |
469 | err = -ENOMEM; | |
470 | goto err_unmap_cq; | |
471 | } | |
472 | ||
473 | return 0; | |
474 | ||
475 | err_unmap_cq: | |
476 | mthca_free_icm_table(mdev, mdev->cq_table.table); | |
477 | ||
08aeb14e RD |
478 | err_unmap_rdb: |
479 | mthca_free_icm_table(mdev, mdev->qp_table.rdb_table); | |
480 | ||
1da177e4 LT |
481 | err_unmap_eqp: |
482 | mthca_free_icm_table(mdev, mdev->qp_table.eqp_table); | |
483 | ||
484 | err_unmap_qp: | |
485 | mthca_free_icm_table(mdev, mdev->qp_table.qp_table); | |
486 | ||
487 | err_unmap_mpt: | |
488 | mthca_free_icm_table(mdev, mdev->mr_table.mpt_table); | |
489 | ||
490 | err_unmap_mtt: | |
491 | mthca_free_icm_table(mdev, mdev->mr_table.mtt_table); | |
492 | ||
493 | err_unmap_eq: | |
494 | mthca_unmap_eq_icm(mdev); | |
495 | ||
496 | err_unmap_aux: | |
497 | mthca_UNMAP_ICM_AUX(mdev, &status); | |
498 | ||
499 | err_free_aux: | |
500 | mthca_free_icm(mdev, mdev->fw.arbel.aux_icm); | |
501 | ||
502 | return err; | |
503 | } | |
504 | ||
505 | static int __devinit mthca_init_arbel(struct mthca_dev *mdev) | |
506 | { | |
507 | struct mthca_dev_lim dev_lim; | |
508 | struct mthca_profile profile; | |
509 | struct mthca_init_hca_param init_hca; | |
510 | struct mthca_adapter adapter; | |
511 | u64 icm_size; | |
512 | u8 status; | |
513 | int err; | |
514 | ||
515 | err = mthca_QUERY_FW(mdev, &status); | |
516 | if (err) { | |
517 | mthca_err(mdev, "QUERY_FW command failed, aborting.\n"); | |
518 | return err; | |
519 | } | |
520 | if (status) { | |
521 | mthca_err(mdev, "QUERY_FW returned status 0x%02x, " | |
522 | "aborting.\n", status); | |
523 | return -EINVAL; | |
524 | } | |
525 | ||
526 | err = mthca_ENABLE_LAM(mdev, &status); | |
527 | if (err) { | |
528 | mthca_err(mdev, "ENABLE_LAM command failed, aborting.\n"); | |
529 | return err; | |
530 | } | |
531 | if (status == MTHCA_CMD_STAT_LAM_NOT_PRE) { | |
532 | mthca_dbg(mdev, "No HCA-attached memory (running in MemFree mode)\n"); | |
533 | mdev->mthca_flags |= MTHCA_FLAG_NO_LAM; | |
534 | } else if (status) { | |
535 | mthca_err(mdev, "ENABLE_LAM returned status 0x%02x, " | |
536 | "aborting.\n", status); | |
537 | return -EINVAL; | |
538 | } | |
539 | ||
540 | err = mthca_load_fw(mdev); | |
541 | if (err) { | |
542 | mthca_err(mdev, "Failed to start FW, aborting.\n"); | |
543 | goto err_disable; | |
544 | } | |
545 | ||
546 | err = mthca_dev_lim(mdev, &dev_lim); | |
547 | if (err) { | |
548 | mthca_err(mdev, "QUERY_DEV_LIM command failed, aborting.\n"); | |
549 | goto err_stop_fw; | |
550 | } | |
551 | ||
552 | profile = default_profile; | |
553 | profile.num_uar = dev_lim.uar_size / PAGE_SIZE; | |
554 | profile.num_udav = 0; | |
555 | ||
556 | icm_size = mthca_make_profile(mdev, &profile, &dev_lim, &init_hca); | |
557 | if ((int) icm_size < 0) { | |
558 | err = icm_size; | |
559 | goto err_stop_fw; | |
560 | } | |
561 | ||
562 | err = mthca_init_icm(mdev, &dev_lim, &init_hca, icm_size); | |
563 | if (err) | |
564 | goto err_stop_fw; | |
565 | ||
566 | err = mthca_INIT_HCA(mdev, &init_hca, &status); | |
567 | if (err) { | |
568 | mthca_err(mdev, "INIT_HCA command failed, aborting.\n"); | |
569 | goto err_free_icm; | |
570 | } | |
571 | if (status) { | |
572 | mthca_err(mdev, "INIT_HCA returned status 0x%02x, " | |
573 | "aborting.\n", status); | |
574 | err = -EINVAL; | |
575 | goto err_free_icm; | |
576 | } | |
577 | ||
578 | err = mthca_QUERY_ADAPTER(mdev, &adapter, &status); | |
579 | if (err) { | |
580 | mthca_err(mdev, "QUERY_ADAPTER command failed, aborting.\n"); | |
581 | goto err_free_icm; | |
582 | } | |
583 | if (status) { | |
584 | mthca_err(mdev, "QUERY_ADAPTER returned status 0x%02x, " | |
585 | "aborting.\n", status); | |
586 | err = -EINVAL; | |
587 | goto err_free_icm; | |
588 | } | |
589 | ||
590 | mdev->eq_table.inta_pin = adapter.inta_pin; | |
591 | mdev->rev_id = adapter.revision_id; | |
592 | ||
593 | return 0; | |
594 | ||
595 | err_free_icm: | |
596 | mthca_free_icm_table(mdev, mdev->cq_table.table); | |
68a3c212 | 597 | mthca_free_icm_table(mdev, mdev->qp_table.rdb_table); |
1da177e4 LT |
598 | mthca_free_icm_table(mdev, mdev->qp_table.eqp_table); |
599 | mthca_free_icm_table(mdev, mdev->qp_table.qp_table); | |
600 | mthca_free_icm_table(mdev, mdev->mr_table.mpt_table); | |
601 | mthca_free_icm_table(mdev, mdev->mr_table.mtt_table); | |
602 | mthca_unmap_eq_icm(mdev); | |
603 | ||
604 | mthca_UNMAP_ICM_AUX(mdev, &status); | |
605 | mthca_free_icm(mdev, mdev->fw.arbel.aux_icm); | |
606 | ||
607 | err_stop_fw: | |
608 | mthca_UNMAP_FA(mdev, &status); | |
609 | mthca_free_icm(mdev, mdev->fw.arbel.fw_icm); | |
610 | ||
611 | err_disable: | |
612 | if (!(mdev->mthca_flags & MTHCA_FLAG_NO_LAM)) | |
613 | mthca_DISABLE_LAM(mdev, &status); | |
614 | ||
615 | return err; | |
616 | } | |
617 | ||
618 | static int __devinit mthca_init_hca(struct mthca_dev *mdev) | |
619 | { | |
d10ddbf6 | 620 | if (mthca_is_memfree(mdev)) |
1da177e4 LT |
621 | return mthca_init_arbel(mdev); |
622 | else | |
623 | return mthca_init_tavor(mdev); | |
624 | } | |
625 | ||
626 | static int __devinit mthca_setup_hca(struct mthca_dev *dev) | |
627 | { | |
628 | int err; | |
629 | u8 status; | |
630 | ||
631 | MTHCA_INIT_DOORBELL_LOCK(&dev->doorbell_lock); | |
632 | ||
633 | err = mthca_init_uar_table(dev); | |
634 | if (err) { | |
635 | mthca_err(dev, "Failed to initialize " | |
636 | "user access region table, aborting.\n"); | |
637 | return err; | |
638 | } | |
639 | ||
640 | err = mthca_uar_alloc(dev, &dev->driver_uar); | |
641 | if (err) { | |
642 | mthca_err(dev, "Failed to allocate driver access region, " | |
643 | "aborting.\n"); | |
644 | goto err_uar_table_free; | |
645 | } | |
646 | ||
647 | dev->kar = ioremap(dev->driver_uar.pfn << PAGE_SHIFT, PAGE_SIZE); | |
648 | if (!dev->kar) { | |
649 | mthca_err(dev, "Couldn't map kernel access region, " | |
650 | "aborting.\n"); | |
651 | err = -ENOMEM; | |
652 | goto err_uar_free; | |
653 | } | |
654 | ||
655 | err = mthca_init_pd_table(dev); | |
656 | if (err) { | |
657 | mthca_err(dev, "Failed to initialize " | |
658 | "protection domain table, aborting.\n"); | |
659 | goto err_kar_unmap; | |
660 | } | |
661 | ||
662 | err = mthca_init_mr_table(dev); | |
663 | if (err) { | |
664 | mthca_err(dev, "Failed to initialize " | |
665 | "memory region table, aborting.\n"); | |
666 | goto err_pd_table_free; | |
667 | } | |
668 | ||
99264c1e | 669 | err = mthca_pd_alloc(dev, 1, &dev->driver_pd); |
1da177e4 LT |
670 | if (err) { |
671 | mthca_err(dev, "Failed to create driver PD, " | |
672 | "aborting.\n"); | |
673 | goto err_mr_table_free; | |
674 | } | |
675 | ||
676 | err = mthca_init_eq_table(dev); | |
677 | if (err) { | |
678 | mthca_err(dev, "Failed to initialize " | |
679 | "event queue table, aborting.\n"); | |
680 | goto err_pd_free; | |
681 | } | |
682 | ||
683 | err = mthca_cmd_use_events(dev); | |
684 | if (err) { | |
685 | mthca_err(dev, "Failed to switch to event-driven " | |
686 | "firmware commands, aborting.\n"); | |
687 | goto err_eq_table_free; | |
688 | } | |
689 | ||
690 | err = mthca_NOP(dev, &status); | |
691 | if (err || status) { | |
4ad81174 RD |
692 | mthca_err(dev, "NOP command failed to generate interrupt (IRQ %d), aborting.\n", |
693 | dev->mthca_flags & MTHCA_FLAG_MSI_X ? | |
694 | dev->eq_table.eq[MTHCA_EQ_CMD].msi_x_vector : | |
695 | dev->pdev->irq); | |
1da177e4 LT |
696 | if (dev->mthca_flags & (MTHCA_FLAG_MSI | MTHCA_FLAG_MSI_X)) |
697 | mthca_err(dev, "Try again with MSI/MSI-X disabled.\n"); | |
698 | else | |
699 | mthca_err(dev, "BIOS or ACPI interrupt routing problem?\n"); | |
700 | ||
701 | goto err_cmd_poll; | |
702 | } | |
703 | ||
704 | mthca_dbg(dev, "NOP command IRQ test passed\n"); | |
705 | ||
706 | err = mthca_init_cq_table(dev); | |
707 | if (err) { | |
708 | mthca_err(dev, "Failed to initialize " | |
709 | "completion queue table, aborting.\n"); | |
710 | goto err_cmd_poll; | |
711 | } | |
712 | ||
713 | err = mthca_init_qp_table(dev); | |
714 | if (err) { | |
715 | mthca_err(dev, "Failed to initialize " | |
716 | "queue pair table, aborting.\n"); | |
717 | goto err_cq_table_free; | |
718 | } | |
719 | ||
720 | err = mthca_init_av_table(dev); | |
721 | if (err) { | |
722 | mthca_err(dev, "Failed to initialize " | |
723 | "address vector table, aborting.\n"); | |
724 | goto err_qp_table_free; | |
725 | } | |
726 | ||
727 | err = mthca_init_mcg_table(dev); | |
728 | if (err) { | |
729 | mthca_err(dev, "Failed to initialize " | |
730 | "multicast group table, aborting.\n"); | |
731 | goto err_av_table_free; | |
732 | } | |
733 | ||
734 | return 0; | |
735 | ||
736 | err_av_table_free: | |
737 | mthca_cleanup_av_table(dev); | |
738 | ||
739 | err_qp_table_free: | |
740 | mthca_cleanup_qp_table(dev); | |
741 | ||
742 | err_cq_table_free: | |
743 | mthca_cleanup_cq_table(dev); | |
744 | ||
745 | err_cmd_poll: | |
746 | mthca_cmd_use_polling(dev); | |
747 | ||
748 | err_eq_table_free: | |
749 | mthca_cleanup_eq_table(dev); | |
750 | ||
751 | err_pd_free: | |
752 | mthca_pd_free(dev, &dev->driver_pd); | |
753 | ||
754 | err_mr_table_free: | |
755 | mthca_cleanup_mr_table(dev); | |
756 | ||
757 | err_pd_table_free: | |
758 | mthca_cleanup_pd_table(dev); | |
759 | ||
760 | err_kar_unmap: | |
761 | iounmap(dev->kar); | |
762 | ||
763 | err_uar_free: | |
764 | mthca_uar_free(dev, &dev->driver_uar); | |
765 | ||
766 | err_uar_table_free: | |
767 | mthca_cleanup_uar_table(dev); | |
768 | return err; | |
769 | } | |
770 | ||
771 | static int __devinit mthca_request_regions(struct pci_dev *pdev, | |
772 | int ddr_hidden) | |
773 | { | |
774 | int err; | |
775 | ||
776 | /* | |
777 | * We can't just use pci_request_regions() because the MSI-X | |
778 | * table is right in the middle of the first BAR. If we did | |
779 | * pci_request_region and grab all of the first BAR, then | |
780 | * setting up MSI-X would fail, since the PCI core wants to do | |
781 | * request_mem_region on the MSI-X vector table. | |
782 | * | |
783 | * So just request what we need right now, and request any | |
784 | * other regions we need when setting up EQs. | |
785 | */ | |
786 | if (!request_mem_region(pci_resource_start(pdev, 0) + MTHCA_HCR_BASE, | |
787 | MTHCA_HCR_SIZE, DRV_NAME)) | |
788 | return -EBUSY; | |
789 | ||
790 | err = pci_request_region(pdev, 2, DRV_NAME); | |
791 | if (err) | |
792 | goto err_bar2_failed; | |
793 | ||
794 | if (!ddr_hidden) { | |
795 | err = pci_request_region(pdev, 4, DRV_NAME); | |
796 | if (err) | |
797 | goto err_bar4_failed; | |
798 | } | |
799 | ||
800 | return 0; | |
801 | ||
802 | err_bar4_failed: | |
803 | pci_release_region(pdev, 2); | |
804 | ||
805 | err_bar2_failed: | |
806 | release_mem_region(pci_resource_start(pdev, 0) + MTHCA_HCR_BASE, | |
807 | MTHCA_HCR_SIZE); | |
808 | ||
809 | return err; | |
810 | } | |
811 | ||
812 | static void mthca_release_regions(struct pci_dev *pdev, | |
813 | int ddr_hidden) | |
814 | { | |
815 | if (!ddr_hidden) | |
816 | pci_release_region(pdev, 4); | |
817 | ||
818 | pci_release_region(pdev, 2); | |
819 | ||
820 | release_mem_region(pci_resource_start(pdev, 0) + MTHCA_HCR_BASE, | |
821 | MTHCA_HCR_SIZE); | |
822 | } | |
823 | ||
824 | static int __devinit mthca_enable_msi_x(struct mthca_dev *mdev) | |
825 | { | |
826 | struct msix_entry entries[3]; | |
827 | int err; | |
828 | ||
829 | entries[0].entry = 0; | |
830 | entries[1].entry = 1; | |
831 | entries[2].entry = 2; | |
832 | ||
833 | err = pci_enable_msix(mdev->pdev, entries, ARRAY_SIZE(entries)); | |
834 | if (err) { | |
835 | if (err > 0) | |
836 | mthca_info(mdev, "Only %d MSI-X vectors available, " | |
837 | "not using MSI-X\n", err); | |
838 | return err; | |
839 | } | |
840 | ||
841 | mdev->eq_table.eq[MTHCA_EQ_COMP ].msi_x_vector = entries[0].vector; | |
842 | mdev->eq_table.eq[MTHCA_EQ_ASYNC].msi_x_vector = entries[1].vector; | |
843 | mdev->eq_table.eq[MTHCA_EQ_CMD ].msi_x_vector = entries[2].vector; | |
844 | ||
845 | return 0; | |
846 | } | |
847 | ||
848 | static void mthca_close_hca(struct mthca_dev *mdev) | |
849 | { | |
850 | u8 status; | |
851 | ||
852 | mthca_CLOSE_HCA(mdev, 0, &status); | |
853 | ||
d10ddbf6 | 854 | if (mthca_is_memfree(mdev)) { |
1da177e4 | 855 | mthca_free_icm_table(mdev, mdev->cq_table.table); |
68a3c212 | 856 | mthca_free_icm_table(mdev, mdev->qp_table.rdb_table); |
1da177e4 LT |
857 | mthca_free_icm_table(mdev, mdev->qp_table.eqp_table); |
858 | mthca_free_icm_table(mdev, mdev->qp_table.qp_table); | |
859 | mthca_free_icm_table(mdev, mdev->mr_table.mpt_table); | |
860 | mthca_free_icm_table(mdev, mdev->mr_table.mtt_table); | |
861 | mthca_unmap_eq_icm(mdev); | |
862 | ||
863 | mthca_UNMAP_ICM_AUX(mdev, &status); | |
864 | mthca_free_icm(mdev, mdev->fw.arbel.aux_icm); | |
865 | ||
866 | mthca_UNMAP_FA(mdev, &status); | |
867 | mthca_free_icm(mdev, mdev->fw.arbel.fw_icm); | |
868 | ||
869 | if (!(mdev->mthca_flags & MTHCA_FLAG_NO_LAM)) | |
870 | mthca_DISABLE_LAM(mdev, &status); | |
871 | } else | |
872 | mthca_SYS_DIS(mdev, &status); | |
873 | } | |
874 | ||
68a3c212 RD |
875 | /* Types of supported HCA */ |
876 | enum { | |
877 | TAVOR, /* MT23108 */ | |
878 | ARBEL_COMPAT, /* MT25208 in Tavor compat mode */ | |
879 | ARBEL_NATIVE, /* MT25208 with extended features */ | |
880 | SINAI /* MT25204 */ | |
881 | }; | |
882 | ||
883 | #define MTHCA_FW_VER(major, minor, subminor) \ | |
884 | (((u64) (major) << 32) | ((u64) (minor) << 16) | (u64) (subminor)) | |
885 | ||
886 | static struct { | |
887 | u64 latest_fw; | |
888 | int is_memfree; | |
889 | int is_pcie; | |
890 | } mthca_hca_table[] = { | |
49f6a7fb TK |
891 | [TAVOR] = { .latest_fw = MTHCA_FW_VER(3, 3, 3), .is_memfree = 0, .is_pcie = 0 }, |
892 | [ARBEL_COMPAT] = { .latest_fw = MTHCA_FW_VER(4, 7, 0), .is_memfree = 0, .is_pcie = 1 }, | |
893 | [ARBEL_NATIVE] = { .latest_fw = MTHCA_FW_VER(5, 1, 0), .is_memfree = 1, .is_pcie = 1 }, | |
68a3c212 RD |
894 | [SINAI] = { .latest_fw = MTHCA_FW_VER(1, 0, 1), .is_memfree = 1, .is_pcie = 1 } |
895 | }; | |
896 | ||
1da177e4 LT |
897 | static int __devinit mthca_init_one(struct pci_dev *pdev, |
898 | const struct pci_device_id *id) | |
899 | { | |
900 | static int mthca_version_printed = 0; | |
1da177e4 LT |
901 | int ddr_hidden = 0; |
902 | int err; | |
903 | struct mthca_dev *mdev; | |
904 | ||
905 | if (!mthca_version_printed) { | |
906 | printk(KERN_INFO "%s", mthca_version); | |
907 | ++mthca_version_printed; | |
908 | } | |
909 | ||
910 | printk(KERN_INFO PFX "Initializing %s (%s)\n", | |
911 | pci_pretty_name(pdev), pci_name(pdev)); | |
912 | ||
68a3c212 RD |
913 | if (id->driver_data >= ARRAY_SIZE(mthca_hca_table)) { |
914 | printk(KERN_ERR PFX "%s (%s) has invalid driver data %lx\n", | |
915 | pci_pretty_name(pdev), pci_name(pdev), id->driver_data); | |
916 | return -ENODEV; | |
917 | } | |
918 | ||
1da177e4 LT |
919 | err = pci_enable_device(pdev); |
920 | if (err) { | |
921 | dev_err(&pdev->dev, "Cannot enable PCI device, " | |
922 | "aborting.\n"); | |
923 | return err; | |
924 | } | |
925 | ||
926 | /* | |
927 | * Check for BARs. We expect 0: 1MB, 2: 8MB, 4: DDR (may not | |
928 | * be present) | |
929 | */ | |
930 | if (!(pci_resource_flags(pdev, 0) & IORESOURCE_MEM) || | |
931 | pci_resource_len(pdev, 0) != 1 << 20) { | |
177214af | 932 | dev_err(&pdev->dev, "Missing DCS, aborting.\n"); |
1da177e4 LT |
933 | err = -ENODEV; |
934 | goto err_disable_pdev; | |
935 | } | |
936 | if (!(pci_resource_flags(pdev, 2) & IORESOURCE_MEM) || | |
937 | pci_resource_len(pdev, 2) != 1 << 23) { | |
177214af | 938 | dev_err(&pdev->dev, "Missing UAR, aborting.\n"); |
1da177e4 LT |
939 | err = -ENODEV; |
940 | goto err_disable_pdev; | |
941 | } | |
942 | if (!(pci_resource_flags(pdev, 4) & IORESOURCE_MEM)) | |
943 | ddr_hidden = 1; | |
944 | ||
945 | err = mthca_request_regions(pdev, ddr_hidden); | |
946 | if (err) { | |
947 | dev_err(&pdev->dev, "Cannot obtain PCI resources, " | |
948 | "aborting.\n"); | |
949 | goto err_disable_pdev; | |
950 | } | |
951 | ||
952 | pci_set_master(pdev); | |
953 | ||
954 | err = pci_set_dma_mask(pdev, DMA_64BIT_MASK); | |
955 | if (err) { | |
956 | dev_warn(&pdev->dev, "Warning: couldn't set 64-bit PCI DMA mask.\n"); | |
957 | err = pci_set_dma_mask(pdev, DMA_32BIT_MASK); | |
958 | if (err) { | |
959 | dev_err(&pdev->dev, "Can't set PCI DMA mask, aborting.\n"); | |
960 | goto err_free_res; | |
961 | } | |
962 | } | |
963 | err = pci_set_consistent_dma_mask(pdev, DMA_64BIT_MASK); | |
964 | if (err) { | |
965 | dev_warn(&pdev->dev, "Warning: couldn't set 64-bit " | |
966 | "consistent PCI DMA mask.\n"); | |
967 | err = pci_set_consistent_dma_mask(pdev, DMA_32BIT_MASK); | |
968 | if (err) { | |
969 | dev_err(&pdev->dev, "Can't set consistent PCI DMA mask, " | |
970 | "aborting.\n"); | |
971 | goto err_free_res; | |
972 | } | |
973 | } | |
974 | ||
975 | mdev = (struct mthca_dev *) ib_alloc_device(sizeof *mdev); | |
976 | if (!mdev) { | |
977 | dev_err(&pdev->dev, "Device struct alloc failed, " | |
978 | "aborting.\n"); | |
979 | err = -ENOMEM; | |
980 | goto err_free_res; | |
981 | } | |
982 | ||
68a3c212 | 983 | mdev->pdev = pdev; |
1da177e4 LT |
984 | |
985 | if (ddr_hidden) | |
986 | mdev->mthca_flags |= MTHCA_FLAG_DDR_HIDDEN; | |
68a3c212 RD |
987 | if (mthca_hca_table[id->driver_data].is_memfree) |
988 | mdev->mthca_flags |= MTHCA_FLAG_MEMFREE; | |
989 | if (mthca_hca_table[id->driver_data].is_pcie) | |
990 | mdev->mthca_flags |= MTHCA_FLAG_PCIE; | |
1da177e4 LT |
991 | |
992 | /* | |
993 | * Now reset the HCA before we touch the PCI capabilities or | |
994 | * attempt a firmware command, since a boot ROM may have left | |
995 | * the HCA in an undefined state. | |
996 | */ | |
997 | err = mthca_reset(mdev); | |
998 | if (err) { | |
999 | mthca_err(mdev, "Failed to reset HCA, aborting.\n"); | |
1000 | goto err_free_dev; | |
1001 | } | |
1002 | ||
1003 | if (msi_x && !mthca_enable_msi_x(mdev)) | |
1004 | mdev->mthca_flags |= MTHCA_FLAG_MSI_X; | |
1005 | if (msi && !(mdev->mthca_flags & MTHCA_FLAG_MSI_X) && | |
1006 | !pci_enable_msi(pdev)) | |
1007 | mdev->mthca_flags |= MTHCA_FLAG_MSI; | |
1008 | ||
80fd8238 RD |
1009 | if (mthca_cmd_init(mdev)) { |
1010 | mthca_err(mdev, "Failed to init command interface, aborting.\n"); | |
1da177e4 LT |
1011 | goto err_free_dev; |
1012 | } | |
1013 | ||
1014 | err = mthca_tune_pci(mdev); | |
1015 | if (err) | |
80fd8238 | 1016 | goto err_cmd; |
1da177e4 LT |
1017 | |
1018 | err = mthca_init_hca(mdev); | |
1019 | if (err) | |
80fd8238 | 1020 | goto err_cmd; |
1da177e4 | 1021 | |
68a3c212 RD |
1022 | if (mdev->fw_ver < mthca_hca_table[id->driver_data].latest_fw) { |
1023 | mthca_warn(mdev, "HCA FW version %x.%x.%x is old (%x.%x.%x is current).\n", | |
1024 | (int) (mdev->fw_ver >> 32), (int) (mdev->fw_ver >> 16) & 0xffff, | |
1025 | (int) (mdev->fw_ver & 0xffff), | |
1026 | (int) (mthca_hca_table[id->driver_data].latest_fw >> 32), | |
1027 | (int) (mthca_hca_table[id->driver_data].latest_fw >> 16) & 0xffff, | |
1028 | (int) (mthca_hca_table[id->driver_data].latest_fw & 0xffff)); | |
1029 | mthca_warn(mdev, "If you have problems, try updating your HCA FW.\n"); | |
1030 | } | |
1031 | ||
1da177e4 LT |
1032 | err = mthca_setup_hca(mdev); |
1033 | if (err) | |
1034 | goto err_close; | |
1035 | ||
1036 | err = mthca_register_device(mdev); | |
1037 | if (err) | |
1038 | goto err_cleanup; | |
1039 | ||
1040 | err = mthca_create_agents(mdev); | |
1041 | if (err) | |
1042 | goto err_unregister; | |
1043 | ||
1044 | pci_set_drvdata(pdev, mdev); | |
1045 | ||
1046 | return 0; | |
1047 | ||
1048 | err_unregister: | |
1049 | mthca_unregister_device(mdev); | |
1050 | ||
1051 | err_cleanup: | |
1052 | mthca_cleanup_mcg_table(mdev); | |
1053 | mthca_cleanup_av_table(mdev); | |
1054 | mthca_cleanup_qp_table(mdev); | |
1055 | mthca_cleanup_cq_table(mdev); | |
1056 | mthca_cmd_use_polling(mdev); | |
1057 | mthca_cleanup_eq_table(mdev); | |
1058 | ||
1059 | mthca_pd_free(mdev, &mdev->driver_pd); | |
1060 | ||
1061 | mthca_cleanup_mr_table(mdev); | |
1062 | mthca_cleanup_pd_table(mdev); | |
1063 | mthca_cleanup_uar_table(mdev); | |
1064 | ||
1065 | err_close: | |
1066 | mthca_close_hca(mdev); | |
1067 | ||
80fd8238 RD |
1068 | err_cmd: |
1069 | mthca_cmd_cleanup(mdev); | |
1da177e4 LT |
1070 | |
1071 | err_free_dev: | |
1072 | if (mdev->mthca_flags & MTHCA_FLAG_MSI_X) | |
1073 | pci_disable_msix(pdev); | |
1074 | if (mdev->mthca_flags & MTHCA_FLAG_MSI) | |
1075 | pci_disable_msi(pdev); | |
1076 | ||
1077 | ib_dealloc_device(&mdev->ib_dev); | |
1078 | ||
1079 | err_free_res: | |
1080 | mthca_release_regions(pdev, ddr_hidden); | |
1081 | ||
1082 | err_disable_pdev: | |
1083 | pci_disable_device(pdev); | |
1084 | pci_set_drvdata(pdev, NULL); | |
1085 | return err; | |
1086 | } | |
1087 | ||
1088 | static void __devexit mthca_remove_one(struct pci_dev *pdev) | |
1089 | { | |
1090 | struct mthca_dev *mdev = pci_get_drvdata(pdev); | |
1091 | u8 status; | |
1092 | int p; | |
1093 | ||
1094 | if (mdev) { | |
1095 | mthca_free_agents(mdev); | |
1096 | mthca_unregister_device(mdev); | |
1097 | ||
1098 | for (p = 1; p <= mdev->limits.num_ports; ++p) | |
1099 | mthca_CLOSE_IB(mdev, p, &status); | |
1100 | ||
1101 | mthca_cleanup_mcg_table(mdev); | |
1102 | mthca_cleanup_av_table(mdev); | |
1103 | mthca_cleanup_qp_table(mdev); | |
1104 | mthca_cleanup_cq_table(mdev); | |
1105 | mthca_cmd_use_polling(mdev); | |
1106 | mthca_cleanup_eq_table(mdev); | |
1107 | ||
1108 | mthca_pd_free(mdev, &mdev->driver_pd); | |
1109 | ||
1110 | mthca_cleanup_mr_table(mdev); | |
1111 | mthca_cleanup_pd_table(mdev); | |
1112 | ||
1113 | iounmap(mdev->kar); | |
1114 | mthca_uar_free(mdev, &mdev->driver_uar); | |
1115 | mthca_cleanup_uar_table(mdev); | |
1da177e4 | 1116 | mthca_close_hca(mdev); |
80fd8238 | 1117 | mthca_cmd_cleanup(mdev); |
1da177e4 LT |
1118 | |
1119 | if (mdev->mthca_flags & MTHCA_FLAG_MSI_X) | |
1120 | pci_disable_msix(pdev); | |
1121 | if (mdev->mthca_flags & MTHCA_FLAG_MSI) | |
1122 | pci_disable_msi(pdev); | |
1123 | ||
1124 | ib_dealloc_device(&mdev->ib_dev); | |
1125 | mthca_release_regions(pdev, mdev->mthca_flags & | |
1126 | MTHCA_FLAG_DDR_HIDDEN); | |
1127 | pci_disable_device(pdev); | |
1128 | pci_set_drvdata(pdev, NULL); | |
1129 | } | |
1130 | } | |
1131 | ||
1132 | static struct pci_device_id mthca_pci_table[] = { | |
1133 | { PCI_DEVICE(PCI_VENDOR_ID_MELLANOX, PCI_DEVICE_ID_MELLANOX_TAVOR), | |
1134 | .driver_data = TAVOR }, | |
1135 | { PCI_DEVICE(PCI_VENDOR_ID_TOPSPIN, PCI_DEVICE_ID_MELLANOX_TAVOR), | |
1136 | .driver_data = TAVOR }, | |
1137 | { PCI_DEVICE(PCI_VENDOR_ID_MELLANOX, PCI_DEVICE_ID_MELLANOX_ARBEL_COMPAT), | |
1138 | .driver_data = ARBEL_COMPAT }, | |
1139 | { PCI_DEVICE(PCI_VENDOR_ID_TOPSPIN, PCI_DEVICE_ID_MELLANOX_ARBEL_COMPAT), | |
1140 | .driver_data = ARBEL_COMPAT }, | |
1141 | { PCI_DEVICE(PCI_VENDOR_ID_MELLANOX, PCI_DEVICE_ID_MELLANOX_ARBEL), | |
1142 | .driver_data = ARBEL_NATIVE }, | |
1143 | { PCI_DEVICE(PCI_VENDOR_ID_TOPSPIN, PCI_DEVICE_ID_MELLANOX_ARBEL), | |
1144 | .driver_data = ARBEL_NATIVE }, | |
68a3c212 RD |
1145 | { PCI_DEVICE(PCI_VENDOR_ID_MELLANOX, PCI_DEVICE_ID_MELLANOX_SINAI), |
1146 | .driver_data = SINAI }, | |
1147 | { PCI_DEVICE(PCI_VENDOR_ID_TOPSPIN, PCI_DEVICE_ID_MELLANOX_SINAI), | |
1148 | .driver_data = SINAI }, | |
1149 | { PCI_DEVICE(PCI_VENDOR_ID_MELLANOX, PCI_DEVICE_ID_MELLANOX_SINAI_OLD), | |
1150 | .driver_data = SINAI }, | |
1151 | { PCI_DEVICE(PCI_VENDOR_ID_TOPSPIN, PCI_DEVICE_ID_MELLANOX_SINAI_OLD), | |
1152 | .driver_data = SINAI }, | |
1da177e4 LT |
1153 | { 0, } |
1154 | }; | |
1155 | ||
1156 | MODULE_DEVICE_TABLE(pci, mthca_pci_table); | |
1157 | ||
1158 | static struct pci_driver mthca_driver = { | |
177214af | 1159 | .name = DRV_NAME, |
1da177e4 LT |
1160 | .id_table = mthca_pci_table, |
1161 | .probe = mthca_init_one, | |
1162 | .remove = __devexit_p(mthca_remove_one) | |
1163 | }; | |
1164 | ||
1165 | static int __init mthca_init(void) | |
1166 | { | |
1167 | int ret; | |
1168 | ||
1169 | ret = pci_register_driver(&mthca_driver); | |
1170 | return ret < 0 ? ret : 0; | |
1171 | } | |
1172 | ||
1173 | static void __exit mthca_cleanup(void) | |
1174 | { | |
1175 | pci_unregister_driver(&mthca_driver); | |
1176 | } | |
1177 | ||
1178 | module_init(mthca_init); | |
1179 | module_exit(mthca_cleanup); |