projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
RDMA/ocrdma: Support non-embedded mailbox commands
[deliverable/linux.git] / drivers / infiniband / hw / ocrdma / ocrdma_hw.c
CommitLineData
fe2caefc
PP		 1/*******************************************************************
2 * This file is part of the Emulex RoCE Device Driver for *
3 * RoCE (RDMA over Converged Ethernet) CNA Adapters. *
4 * Copyright (C) 2008-2012 Emulex. All rights reserved. *
5 * EMULEX and SLI are trademarks of Emulex. *
6 * www.emulex.com *
7 * *
8 * This program is free software; you can redistribute it and/or *
9 * modify it under the terms of version 2 of the GNU General *
10 * Public License as published by the Free Software Foundation. *
11 * This program is distributed in the hope that it will be useful. *
12 * ALL EXPRESS OR IMPLIED CONDITIONS, REPRESENTATIONS AND *
13 * WARRANTIES, INCLUDING ANY IMPLIED WARRANTY OF MERCHANTABILITY, *
14 * FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT, ARE *
15 * DISCLAIMED, EXCEPT TO THE EXTENT THAT SUCH DISCLAIMERS ARE HELD *
16 * TO BE LEGALLY INVALID. See the GNU General Public License for *
17 * more details, a copy of which can be found in the file COPYING *
18 * included with this package. *
19 *
20 * Contact Information:
21 * linux-drivers@emulex.com
22 *
23 * Emulex
24 * 3333 Susan Street
25 * Costa Mesa, CA 92626
26 *******************************************************************/
27
28#include <linux/sched.h>
29#include <linux/interrupt.h>
30#include <linux/log2.h>
31#include <linux/dma-mapping.h>
32
33#include <rdma/ib_verbs.h>
34#include <rdma/ib_user_verbs.h>
35#include <rdma/ib_addr.h>
36
37#include "ocrdma.h"
38#include "ocrdma_hw.h"
39#include "ocrdma_verbs.h"
40#include "ocrdma_ah.h"
41
42enum mbx_status {
43 OCRDMA_MBX_STATUS_FAILED = 1,
44 OCRDMA_MBX_STATUS_ILLEGAL_FIELD = 3,
45 OCRDMA_MBX_STATUS_OOR = 100,
46 OCRDMA_MBX_STATUS_INVALID_PD = 101,
47 OCRDMA_MBX_STATUS_PD_INUSE = 102,
48 OCRDMA_MBX_STATUS_INVALID_CQ = 103,
49 OCRDMA_MBX_STATUS_INVALID_QP = 104,
50 OCRDMA_MBX_STATUS_INVALID_LKEY = 105,
51 OCRDMA_MBX_STATUS_ORD_EXCEEDS = 106,
52 OCRDMA_MBX_STATUS_IRD_EXCEEDS = 107,
53 OCRDMA_MBX_STATUS_SENDQ_WQE_EXCEEDS = 108,
54 OCRDMA_MBX_STATUS_RECVQ_RQE_EXCEEDS = 109,
55 OCRDMA_MBX_STATUS_SGE_SEND_EXCEEDS = 110,
56 OCRDMA_MBX_STATUS_SGE_WRITE_EXCEEDS = 111,
57 OCRDMA_MBX_STATUS_SGE_RECV_EXCEEDS = 112,
58 OCRDMA_MBX_STATUS_INVALID_STATE_CHANGE = 113,
59 OCRDMA_MBX_STATUS_MW_BOUND = 114,
60 OCRDMA_MBX_STATUS_INVALID_VA = 115,
61 OCRDMA_MBX_STATUS_INVALID_LENGTH = 116,
62 OCRDMA_MBX_STATUS_INVALID_FBO = 117,
63 OCRDMA_MBX_STATUS_INVALID_ACC_RIGHTS = 118,
64 OCRDMA_MBX_STATUS_INVALID_PBE_SIZE = 119,
65 OCRDMA_MBX_STATUS_INVALID_PBL_ENTRY = 120,
66 OCRDMA_MBX_STATUS_INVALID_PBL_SHIFT = 121,
67 OCRDMA_MBX_STATUS_INVALID_SRQ_ID = 129,
68 OCRDMA_MBX_STATUS_SRQ_ERROR = 133,
69 OCRDMA_MBX_STATUS_RQE_EXCEEDS = 134,
70 OCRDMA_MBX_STATUS_MTU_EXCEEDS = 135,
71 OCRDMA_MBX_STATUS_MAX_QP_EXCEEDS = 136,
72 OCRDMA_MBX_STATUS_SRQ_LIMIT_EXCEEDS = 137,
73 OCRDMA_MBX_STATUS_SRQ_SIZE_UNDERUNS = 138,
74 OCRDMA_MBX_STATUS_QP_BOUND = 130,
75 OCRDMA_MBX_STATUS_INVALID_CHANGE = 139,
76 OCRDMA_MBX_STATUS_ATOMIC_OPS_UNSUP = 140,
77 OCRDMA_MBX_STATUS_INVALID_RNR_NAK_TIMER = 141,
78 OCRDMA_MBX_STATUS_MW_STILL_BOUND = 142,
79 OCRDMA_MBX_STATUS_PKEY_INDEX_INVALID = 143,
80 OCRDMA_MBX_STATUS_PKEY_INDEX_EXCEEDS = 144
81};
82
83enum additional_status {
84 OCRDMA_MBX_ADDI_STATUS_INSUFFICIENT_RESOURCES = 22
85};
86
87enum cqe_status {
88 OCRDMA_MBX_CQE_STATUS_INSUFFICIENT_PRIVILEDGES = 1,
89 OCRDMA_MBX_CQE_STATUS_INVALID_PARAMETER = 2,
90 OCRDMA_MBX_CQE_STATUS_INSUFFICIENT_RESOURCES = 3,
91 OCRDMA_MBX_CQE_STATUS_QUEUE_FLUSHING = 4,
92 OCRDMA_MBX_CQE_STATUS_DMA_FAILED = 5
93};
94
95static inline void *ocrdma_get_eqe(struct ocrdma_eq *eq)
96{
f99b1649 97 return eq->q.va + (eq->q.tail * sizeof(struct ocrdma_eqe));
fe2caefc
PP		 98}
99
100static inline void ocrdma_eq_inc_tail(struct ocrdma_eq *eq)
101{
102 eq->q.tail = (eq->q.tail + 1) & (OCRDMA_EQ_LEN - 1);
103}
104
105static inline void *ocrdma_get_mcqe(struct ocrdma_dev *dev)
106{
107 struct ocrdma_mcqe *cqe = (struct ocrdma_mcqe *)
f99b1649 108 (dev->mq.cq.va + (dev->mq.cq.tail * sizeof(struct ocrdma_mcqe)));
fe2caefc
PP		 109
110 if (!(le32_to_cpu(cqe->valid_ae_cmpl_cons) & OCRDMA_MCQE_VALID_MASK))
111 return NULL;
112 return cqe;
113}
114
115static inline void ocrdma_mcq_inc_tail(struct ocrdma_dev *dev)
116{
117 dev->mq.cq.tail = (dev->mq.cq.tail + 1) & (OCRDMA_MQ_CQ_LEN - 1);
118}
119
120static inline struct ocrdma_mqe *ocrdma_get_mqe(struct ocrdma_dev *dev)
121{
f99b1649 122 return dev->mq.sq.va + (dev->mq.sq.head * sizeof(struct ocrdma_mqe));
fe2caefc
PP		 123}
124
125static inline void ocrdma_mq_inc_head(struct ocrdma_dev *dev)
126{
127 dev->mq.sq.head = (dev->mq.sq.head + 1) & (OCRDMA_MQ_LEN - 1);
fe2caefc
PP		 128}
129
130static inline void *ocrdma_get_mqe_rsp(struct ocrdma_dev *dev)
131{
f99b1649 132 return dev->mq.sq.va + (dev->mqe_ctx.tag * sizeof(struct ocrdma_mqe));
fe2caefc
PP		 133}
134
135enum ib_qp_state get_ibqp_state(enum ocrdma_qp_state qps)
136{
137 switch (qps) {
138 case OCRDMA_QPS_RST:
139 return IB_QPS_RESET;
140 case OCRDMA_QPS_INIT:
141 return IB_QPS_INIT;
142 case OCRDMA_QPS_RTR:
143 return IB_QPS_RTR;
144 case OCRDMA_QPS_RTS:
145 return IB_QPS_RTS;
146 case OCRDMA_QPS_SQD:
147 case OCRDMA_QPS_SQ_DRAINING:
148 return IB_QPS_SQD;
149 case OCRDMA_QPS_SQE:
150 return IB_QPS_SQE;
151 case OCRDMA_QPS_ERR:
152 return IB_QPS_ERR;
2b50176d 153 }
fe2caefc
PP		 154 return IB_QPS_ERR;
155}
156
abe3afac 157static enum ocrdma_qp_state get_ocrdma_qp_state(enum ib_qp_state qps)
fe2caefc
PP		 158{
159 switch (qps) {
160 case IB_QPS_RESET:
161 return OCRDMA_QPS_RST;
162 case IB_QPS_INIT:
163 return OCRDMA_QPS_INIT;
164 case IB_QPS_RTR:
165 return OCRDMA_QPS_RTR;
166 case IB_QPS_RTS:
167 return OCRDMA_QPS_RTS;
168 case IB_QPS_SQD:
169 return OCRDMA_QPS_SQD;
170 case IB_QPS_SQE:
171 return OCRDMA_QPS_SQE;
172 case IB_QPS_ERR:
173 return OCRDMA_QPS_ERR;
2b50176d 174 }
fe2caefc
PP		 175 return OCRDMA_QPS_ERR;
176}
177
178static int ocrdma_get_mbx_errno(u32 status)
179{
f99b1649 180 int err_num;
fe2caefc
PP		 181 u8 mbox_status = (status & OCRDMA_MBX_RSP_STATUS_MASK) >>
182 OCRDMA_MBX_RSP_STATUS_SHIFT;
183 u8 add_status = (status & OCRDMA_MBX_RSP_ASTATUS_MASK) >>
184 OCRDMA_MBX_RSP_ASTATUS_SHIFT;
185
186 switch (mbox_status) {
187 case OCRDMA_MBX_STATUS_OOR:
188 case OCRDMA_MBX_STATUS_MAX_QP_EXCEEDS:
189 err_num = -EAGAIN;
190 break;
191
192 case OCRDMA_MBX_STATUS_INVALID_PD:
193 case OCRDMA_MBX_STATUS_INVALID_CQ:
194 case OCRDMA_MBX_STATUS_INVALID_SRQ_ID:
195 case OCRDMA_MBX_STATUS_INVALID_QP:
196 case OCRDMA_MBX_STATUS_INVALID_CHANGE:
197 case OCRDMA_MBX_STATUS_MTU_EXCEEDS:
198 case OCRDMA_MBX_STATUS_INVALID_RNR_NAK_TIMER:
199 case OCRDMA_MBX_STATUS_PKEY_INDEX_INVALID:
200 case OCRDMA_MBX_STATUS_PKEY_INDEX_EXCEEDS:
201 case OCRDMA_MBX_STATUS_ILLEGAL_FIELD:
202 case OCRDMA_MBX_STATUS_INVALID_PBL_ENTRY:
203 case OCRDMA_MBX_STATUS_INVALID_LKEY:
204 case OCRDMA_MBX_STATUS_INVALID_VA:
205 case OCRDMA_MBX_STATUS_INVALID_LENGTH:
206 case OCRDMA_MBX_STATUS_INVALID_FBO:
207 case OCRDMA_MBX_STATUS_INVALID_ACC_RIGHTS:
208 case OCRDMA_MBX_STATUS_INVALID_PBE_SIZE:
209 case OCRDMA_MBX_STATUS_ATOMIC_OPS_UNSUP:
210 case OCRDMA_MBX_STATUS_SRQ_ERROR:
211 case OCRDMA_MBX_STATUS_SRQ_SIZE_UNDERUNS:
212 err_num = -EINVAL;
213 break;
214
215 case OCRDMA_MBX_STATUS_PD_INUSE:
216 case OCRDMA_MBX_STATUS_QP_BOUND:
217 case OCRDMA_MBX_STATUS_MW_STILL_BOUND:
218 case OCRDMA_MBX_STATUS_MW_BOUND:
219 err_num = -EBUSY;
220 break;
221
222 case OCRDMA_MBX_STATUS_RECVQ_RQE_EXCEEDS:
223 case OCRDMA_MBX_STATUS_SGE_RECV_EXCEEDS:
224 case OCRDMA_MBX_STATUS_RQE_EXCEEDS:
225 case OCRDMA_MBX_STATUS_SRQ_LIMIT_EXCEEDS:
226 case OCRDMA_MBX_STATUS_ORD_EXCEEDS:
227 case OCRDMA_MBX_STATUS_IRD_EXCEEDS:
228 case OCRDMA_MBX_STATUS_SENDQ_WQE_EXCEEDS:
229 case OCRDMA_MBX_STATUS_SGE_SEND_EXCEEDS:
230 case OCRDMA_MBX_STATUS_SGE_WRITE_EXCEEDS:
231 err_num = -ENOBUFS;
232 break;
233
234 case OCRDMA_MBX_STATUS_FAILED:
235 switch (add_status) {
236 case OCRDMA_MBX_ADDI_STATUS_INSUFFICIENT_RESOURCES:
237 err_num = -EAGAIN;
238 break;
239 }
240 default:
241 err_num = -EFAULT;
242 }
243 return err_num;
244}
245
246static int ocrdma_get_mbx_cqe_errno(u16 cqe_status)
247{
248 int err_num = -EINVAL;
249
250 switch (cqe_status) {
251 case OCRDMA_MBX_CQE_STATUS_INSUFFICIENT_PRIVILEDGES:
252 err_num = -EPERM;
253 break;
254 case OCRDMA_MBX_CQE_STATUS_INVALID_PARAMETER:
255 err_num = -EINVAL;
256 break;
257 case OCRDMA_MBX_CQE_STATUS_INSUFFICIENT_RESOURCES:
258 case OCRDMA_MBX_CQE_STATUS_QUEUE_FLUSHING:
f11220ee 259 err_num = -EINVAL;
fe2caefc
PP		 260 break;
261 case OCRDMA_MBX_CQE_STATUS_DMA_FAILED:
43a6b402 262 default:
f11220ee 263 err_num = -EINVAL;
fe2caefc
PP		 264 break;
265 }
266 return err_num;
267}
268
269void ocrdma_ring_cq_db(struct ocrdma_dev *dev, u16 cq_id, bool armed,
270 bool solicited, u16 cqe_popped)
271{
272 u32 val = cq_id & OCRDMA_DB_CQ_RING_ID_MASK;
273
274 val |= ((cq_id & OCRDMA_DB_CQ_RING_ID_EXT_MASK) <<
275 OCRDMA_DB_CQ_RING_ID_EXT_MASK_SHIFT);
276
277 if (armed)
278 val |= (1 << OCRDMA_DB_CQ_REARM_SHIFT);
279 if (solicited)
280 val |= (1 << OCRDMA_DB_CQ_SOLICIT_SHIFT);
281 val |= (cqe_popped << OCRDMA_DB_CQ_NUM_POPPED_SHIFT);
282 iowrite32(val, dev->nic_info.db + OCRDMA_DB_CQ_OFFSET);
283}
284
285static void ocrdma_ring_mq_db(struct ocrdma_dev *dev)
286{
287 u32 val = 0;
288
289 val |= dev->mq.sq.id & OCRDMA_MQ_ID_MASK;
290 val |= 1 << OCRDMA_MQ_NUM_MQE_SHIFT;
291 iowrite32(val, dev->nic_info.db + OCRDMA_DB_MQ_OFFSET);
292}
293
294static void ocrdma_ring_eq_db(struct ocrdma_dev *dev, u16 eq_id,
295 bool arm, bool clear_int, u16 num_eqe)
296{
297 u32 val = 0;
298
299 val |= eq_id & OCRDMA_EQ_ID_MASK;
300 val |= ((eq_id & OCRDMA_EQ_ID_EXT_MASK) << OCRDMA_EQ_ID_EXT_MASK_SHIFT);
301 if (arm)
302 val |= (1 << OCRDMA_REARM_SHIFT);
303 if (clear_int)
304 val |= (1 << OCRDMA_EQ_CLR_SHIFT);
305 val |= (1 << OCRDMA_EQ_TYPE_SHIFT);
306 val |= (num_eqe << OCRDMA_NUM_EQE_SHIFT);
307 iowrite32(val, dev->nic_info.db + OCRDMA_DB_EQ_OFFSET);
308}
309
310static void ocrdma_init_mch(struct ocrdma_mbx_hdr *cmd_hdr,
311 u8 opcode, u8 subsys, u32 cmd_len)
312{
313 cmd_hdr->subsys_op = (opcode | (subsys << OCRDMA_MCH_SUBSYS_SHIFT));
314 cmd_hdr->timeout = 20; /* seconds */
315 cmd_hdr->cmd_len = cmd_len - sizeof(struct ocrdma_mbx_hdr);
316}
317
318static void *ocrdma_init_emb_mqe(u8 opcode, u32 cmd_len)
319{
320 struct ocrdma_mqe *mqe;
321
322 mqe = kzalloc(sizeof(struct ocrdma_mqe), GFP_KERNEL);
323 if (!mqe)
324 return NULL;
325 mqe->hdr.spcl_sge_cnt_emb |=
326 (OCRDMA_MQE_EMBEDDED << OCRDMA_MQE_HDR_EMB_SHIFT) &
327 OCRDMA_MQE_HDR_EMB_MASK;
328 mqe->hdr.pyld_len = cmd_len - sizeof(struct ocrdma_mqe_hdr);
329
330 ocrdma_init_mch(&mqe->u.emb_req.mch, opcode, OCRDMA_SUBSYS_ROCE,
331 mqe->hdr.pyld_len);
332 return mqe;
333}
334
335static void ocrdma_free_q(struct ocrdma_dev *dev, struct ocrdma_queue_info *q)
336{
337 dma_free_coherent(&dev->nic_info.pdev->dev, q->size, q->va, q->dma);
338}
339
340static int ocrdma_alloc_q(struct ocrdma_dev *dev,
341 struct ocrdma_queue_info *q, u16 len, u16 entry_size)
342{
343 memset(q, 0, sizeof(*q));
344 q->len = len;
345 q->entry_size = entry_size;
346 q->size = len * entry_size;
347 q->va = dma_alloc_coherent(&dev->nic_info.pdev->dev, q->size,
348 &q->dma, GFP_KERNEL);
349 if (!q->va)
350 return -ENOMEM;
351 memset(q->va, 0, q->size);
352 return 0;
353}
354
355static void ocrdma_build_q_pages(struct ocrdma_pa *q_pa, int cnt,
356 dma_addr_t host_pa, int hw_page_size)
357{
358 int i;
359
360 for (i = 0; i < cnt; i++) {
361 q_pa[i].lo = (u32) (host_pa & 0xffffffff);
362 q_pa[i].hi = (u32) upper_32_bits(host_pa);
363 host_pa += hw_page_size;
364 }
365}
366
abe3afac
RD		 367static int ocrdma_mbx_delete_q(struct ocrdma_dev *dev, struct ocrdma_queue_info *q,
368 int queue_type)
fe2caefc
PP		 369{
370 u8 opcode = 0;
371 int status;
372 struct ocrdma_delete_q_req *cmd = dev->mbx_cmd;
373
374 switch (queue_type) {
375 case QTYPE_MCCQ:
376 opcode = OCRDMA_CMD_DELETE_MQ;
377 break;
378 case QTYPE_CQ:
379 opcode = OCRDMA_CMD_DELETE_CQ;
380 break;
381 case QTYPE_EQ:
382 opcode = OCRDMA_CMD_DELETE_EQ;
383 break;
384 default:
385 BUG();
386 }
387 memset(cmd, 0, sizeof(*cmd));
388 ocrdma_init_mch(&cmd->req, opcode, OCRDMA_SUBSYS_COMMON, sizeof(*cmd));
389 cmd->id = q->id;
390
391 status = be_roce_mcc_cmd(dev->nic_info.netdev,
392 cmd, sizeof(*cmd), NULL, NULL);
393 if (!status)
394 q->created = false;
395 return status;
396}
397
398static int ocrdma_mbx_create_eq(struct ocrdma_dev *dev, struct ocrdma_eq *eq)
399{
400 int status;
401 struct ocrdma_create_eq_req *cmd = dev->mbx_cmd;
402 struct ocrdma_create_eq_rsp *rsp = dev->mbx_cmd;
403
404 memset(cmd, 0, sizeof(*cmd));
405 ocrdma_init_mch(&cmd->req, OCRDMA_CMD_CREATE_EQ, OCRDMA_SUBSYS_COMMON,
406 sizeof(*cmd));
fe2caefc 407
c88bd03f 408 cmd->req.rsvd_version = 2;
fe2caefc
PP		 409 cmd->num_pages = 4;
410 cmd->valid = OCRDMA_CREATE_EQ_VALID;
411 cmd->cnt = 4 << OCRDMA_CREATE_EQ_CNT_SHIFT;
412
413 ocrdma_build_q_pages(&cmd->pa[0], cmd->num_pages, eq->q.dma,
414 PAGE_SIZE_4K);
415 status = be_roce_mcc_cmd(dev->nic_info.netdev, cmd, sizeof(*cmd), NULL,
416 NULL);
417 if (!status) {
418 eq->q.id = rsp->vector_eqid & 0xffff;
c88bd03f 419 eq->vector = (rsp->vector_eqid >> 16) & 0xffff;
fe2caefc
PP		 420 eq->q.created = true;
421 }
422 return status;
423}
424
425static int ocrdma_create_eq(struct ocrdma_dev *dev,
426 struct ocrdma_eq *eq, u16 q_len)
427{
428 int status;
429
430 status = ocrdma_alloc_q(dev, &eq->q, OCRDMA_EQ_LEN,
431 sizeof(struct ocrdma_eqe));
432 if (status)
433 return status;
434
435 status = ocrdma_mbx_create_eq(dev, eq);
436 if (status)
437 goto mbx_err;
438 eq->dev = dev;
439 ocrdma_ring_eq_db(dev, eq->q.id, true, true, 0);
440
441 return 0;
442mbx_err:
443 ocrdma_free_q(dev, &eq->q);
444 return status;
445}
446
ea617626 447int ocrdma_get_irq(struct ocrdma_dev *dev, struct ocrdma_eq *eq)
fe2caefc
PP		 448{
449 int irq;
450
451 if (dev->nic_info.intr_mode == BE_INTERRUPT_MODE_INTX)
452 irq = dev->nic_info.pdev->irq;
453 else
454 irq = dev->nic_info.msix.vector_list[eq->vector];
455 return irq;
456}
457
458static void _ocrdma_destroy_eq(struct ocrdma_dev *dev, struct ocrdma_eq *eq)
459{
460 if (eq->q.created) {
461 ocrdma_mbx_delete_q(dev, &eq->q, QTYPE_EQ);
fe2caefc
PP		 462 ocrdma_free_q(dev, &eq->q);
463 }
464}
465
466static void ocrdma_destroy_eq(struct ocrdma_dev *dev, struct ocrdma_eq *eq)
467{
468 int irq;
469
470 /* disarm EQ so that interrupts are not generated
471 * during freeing and EQ delete is in progress.
472 */
473 ocrdma_ring_eq_db(dev, eq->q.id, false, false, 0);
474
475 irq = ocrdma_get_irq(dev, eq);
476 free_irq(irq, eq);
477 _ocrdma_destroy_eq(dev, eq);
478}
479
c88bd03f 480static void ocrdma_destroy_eqs(struct ocrdma_dev *dev)
fe2caefc
PP		 481{
482 int i;
483
fe2caefc 484 for (i = 0; i < dev->eq_cnt; i++)
c88bd03f 485 ocrdma_destroy_eq(dev, &dev->eq_tbl[i]);
fe2caefc
PP		 486}
487
abe3afac
RD		 488static int ocrdma_mbx_mq_cq_create(struct ocrdma_dev *dev,
489 struct ocrdma_queue_info *cq,
490 struct ocrdma_queue_info *eq)
fe2caefc
PP		 491{
492 struct ocrdma_create_cq_cmd *cmd = dev->mbx_cmd;
493 struct ocrdma_create_cq_cmd_rsp *rsp = dev->mbx_cmd;
494 int status;
495
496 memset(cmd, 0, sizeof(*cmd));
497 ocrdma_init_mch(&cmd->req, OCRDMA_CMD_CREATE_CQ,
498 OCRDMA_SUBSYS_COMMON, sizeof(*cmd));
499
1afc0454
NG		 500 cmd->req.rsvd_version = OCRDMA_CREATE_CQ_VER2;
501 cmd->pgsz_pgcnt = (cq->size / OCRDMA_MIN_Q_PAGE_SIZE) <<
502 OCRDMA_CREATE_CQ_PAGE_SIZE_SHIFT;
503 cmd->pgsz_pgcnt |= PAGES_4K_SPANNED(cq->va, cq->size);
504
fe2caefc 505 cmd->ev_cnt_flags = OCRDMA_CREATE_CQ_DEF_FLAGS;
1afc0454
NG		 506 cmd->eqn = eq->id;
507 cmd->cqe_count = cq->size / sizeof(struct ocrdma_mcqe);
fe2caefc 508
1afc0454 509 ocrdma_build_q_pages(&cmd->pa[0], cq->size / OCRDMA_MIN_Q_PAGE_SIZE,
fe2caefc
PP		 510 cq->dma, PAGE_SIZE_4K);
511 status = be_roce_mcc_cmd(dev->nic_info.netdev,
512 cmd, sizeof(*cmd), NULL, NULL);
513 if (!status) {
1afc0454 514 cq->id = (u16) (rsp->cq_id & OCRDMA_CREATE_CQ_RSP_CQ_ID_MASK);
fe2caefc
PP		 515 cq->created = true;
516 }
517 return status;
518}
519
520static u32 ocrdma_encoded_q_len(int q_len)
521{
522 u32 len_encoded = fls(q_len); /* log2(len) + 1 */
523
524 if (len_encoded == 16)
525 len_encoded = 0;
526 return len_encoded;
527}
528
529static int ocrdma_mbx_create_mq(struct ocrdma_dev *dev,
530 struct ocrdma_queue_info *mq,
531 struct ocrdma_queue_info *cq)
532{
533 int num_pages, status;
534 struct ocrdma_create_mq_req *cmd = dev->mbx_cmd;
535 struct ocrdma_create_mq_rsp *rsp = dev->mbx_cmd;
536 struct ocrdma_pa *pa;
537
538 memset(cmd, 0, sizeof(*cmd));
539 num_pages = PAGES_4K_SPANNED(mq->va, mq->size);
540
b1d58b99
NG		 541 ocrdma_init_mch(&cmd->req, OCRDMA_CMD_CREATE_MQ_EXT,
542 OCRDMA_SUBSYS_COMMON, sizeof(*cmd));
543 cmd->req.rsvd_version = 1;
544 cmd->cqid_pages = num_pages;
545 cmd->cqid_pages |= (cq->id << OCRDMA_CREATE_MQ_CQ_ID_SHIFT);
546 cmd->async_cqid_valid = OCRDMA_CREATE_MQ_ASYNC_CQ_VALID;
84b105db
NG		 547
548 cmd->async_event_bitmap = Bit(OCRDMA_ASYNC_GRP5_EVE_CODE);
549 cmd->async_event_bitmap |= Bit(OCRDMA_ASYNC_RDMA_EVE_CODE);
550
b1d58b99
NG		 551 cmd->async_cqid_ringsize = cq->id;
552 cmd->async_cqid_ringsize |= (ocrdma_encoded_q_len(mq->len) <<
553 OCRDMA_CREATE_MQ_RING_SIZE_SHIFT);
554 cmd->valid = OCRDMA_CREATE_MQ_VALID;
555 pa = &cmd->pa[0];
556
fe2caefc
PP		 557 ocrdma_build_q_pages(pa, num_pages, mq->dma, PAGE_SIZE_4K);
558 status = be_roce_mcc_cmd(dev->nic_info.netdev,
559 cmd, sizeof(*cmd), NULL, NULL);
560 if (!status) {
561 mq->id = rsp->id;
562 mq->created = true;
563 }
564 return status;
565}
566
567static int ocrdma_create_mq(struct ocrdma_dev *dev)
568{
569 int status;
570
571 /* Alloc completion queue for Mailbox queue */
572 status = ocrdma_alloc_q(dev, &dev->mq.cq, OCRDMA_MQ_CQ_LEN,
573 sizeof(struct ocrdma_mcqe));
574 if (status)
575 goto alloc_err;
576
ea617626 577 dev->eq_tbl[0].cq_cnt++;
c88bd03f 578 status = ocrdma_mbx_mq_cq_create(dev, &dev->mq.cq, &dev->eq_tbl[0].q);
fe2caefc
PP		 579 if (status)
580 goto mbx_cq_free;
581
582 memset(&dev->mqe_ctx, 0, sizeof(dev->mqe_ctx));
583 init_waitqueue_head(&dev->mqe_ctx.cmd_wait);
584 mutex_init(&dev->mqe_ctx.lock);
585
586 /* Alloc Mailbox queue */
587 status = ocrdma_alloc_q(dev, &dev->mq.sq, OCRDMA_MQ_LEN,
588 sizeof(struct ocrdma_mqe));
589 if (status)
590 goto mbx_cq_destroy;
591 status = ocrdma_mbx_create_mq(dev, &dev->mq.sq, &dev->mq.cq);
592 if (status)
593 goto mbx_q_free;
594 ocrdma_ring_cq_db(dev, dev->mq.cq.id, true, false, 0);
595 return 0;
596
597mbx_q_free:
598 ocrdma_free_q(dev, &dev->mq.sq);
599mbx_cq_destroy:
600 ocrdma_mbx_delete_q(dev, &dev->mq.cq, QTYPE_CQ);
601mbx_cq_free:
602 ocrdma_free_q(dev, &dev->mq.cq);
603alloc_err:
604 return status;
605}
606
607static void ocrdma_destroy_mq(struct ocrdma_dev *dev)
608{
609 struct ocrdma_queue_info *mbxq, *cq;
610
611 /* mqe_ctx lock synchronizes with any other pending cmds. */
612 mutex_lock(&dev->mqe_ctx.lock);
613 mbxq = &dev->mq.sq;
614 if (mbxq->created) {
615 ocrdma_mbx_delete_q(dev, mbxq, QTYPE_MCCQ);
616 ocrdma_free_q(dev, mbxq);
617 }
618 mutex_unlock(&dev->mqe_ctx.lock);
619
620 cq = &dev->mq.cq;
621 if (cq->created) {
622 ocrdma_mbx_delete_q(dev, cq, QTYPE_CQ);
623 ocrdma_free_q(dev, cq);
624 }
625}
626
627static void ocrdma_process_qpcat_error(struct ocrdma_dev *dev,
628 struct ocrdma_qp *qp)
629{
630 enum ib_qp_state new_ib_qps = IB_QPS_ERR;
631 enum ib_qp_state old_ib_qps;
632
633 if (qp == NULL)
634 BUG();
057729cb 635 ocrdma_qp_state_change(qp, new_ib_qps, &old_ib_qps);
fe2caefc
PP		 636}
637
638static void ocrdma_dispatch_ibevent(struct ocrdma_dev *dev,
639 struct ocrdma_ae_mcqe *cqe)
640{
641 struct ocrdma_qp *qp = NULL;
642 struct ocrdma_cq *cq = NULL;
1228056b 643 struct ib_event ib_evt = { 0 };
fe2caefc
PP		 644 int cq_event = 0;
645 int qp_event = 1;
646 int srq_event = 0;
647 int dev_event = 0;
648 int type = (cqe->valid_ae_event & OCRDMA_AE_MCQE_EVENT_TYPE_MASK) >>
649 OCRDMA_AE_MCQE_EVENT_TYPE_SHIFT;
650
651 if (cqe->qpvalid_qpid & OCRDMA_AE_MCQE_QPVALID)
652 qp = dev->qp_tbl[cqe->qpvalid_qpid & OCRDMA_AE_MCQE_QPID_MASK];
653 if (cqe->cqvalid_cqid & OCRDMA_AE_MCQE_CQVALID)
654 cq = dev->cq_tbl[cqe->cqvalid_cqid & OCRDMA_AE_MCQE_CQID_MASK];
655
e9db2953
RD		 656 ib_evt.device = &dev->ibdev;
657
fe2caefc
PP		 658 switch (type) {
659 case OCRDMA_CQ_ERROR:
660 ib_evt.element.cq = &cq->ibcq;
661 ib_evt.event = IB_EVENT_CQ_ERR;
662 cq_event = 1;
663 qp_event = 0;
664 break;
665 case OCRDMA_CQ_OVERRUN_ERROR:
666 ib_evt.element.cq = &cq->ibcq;
667 ib_evt.event = IB_EVENT_CQ_ERR;
1228056b
SX		 668 cq_event = 1;
669 qp_event = 0;
fe2caefc
PP		 670 break;
671 case OCRDMA_CQ_QPCAT_ERROR:
672 ib_evt.element.qp = &qp->ibqp;
673 ib_evt.event = IB_EVENT_QP_FATAL;
674 ocrdma_process_qpcat_error(dev, qp);
675 break;
676 case OCRDMA_QP_ACCESS_ERROR:
677 ib_evt.element.qp = &qp->ibqp;
678 ib_evt.event = IB_EVENT_QP_ACCESS_ERR;
679 break;
680 case OCRDMA_QP_COMM_EST_EVENT:
681 ib_evt.element.qp = &qp->ibqp;
682 ib_evt.event = IB_EVENT_COMM_EST;
683 break;
684 case OCRDMA_SQ_DRAINED_EVENT:
685 ib_evt.element.qp = &qp->ibqp;
686 ib_evt.event = IB_EVENT_SQ_DRAINED;
687 break;
688 case OCRDMA_DEVICE_FATAL_EVENT:
689 ib_evt.element.port_num = 1;
690 ib_evt.event = IB_EVENT_DEVICE_FATAL;
691 qp_event = 0;
692 dev_event = 1;
693 break;
694 case OCRDMA_SRQCAT_ERROR:
695 ib_evt.element.srq = &qp->srq->ibsrq;
696 ib_evt.event = IB_EVENT_SRQ_ERR;
697 srq_event = 1;
698 qp_event = 0;
699 break;
700 case OCRDMA_SRQ_LIMIT_EVENT:
701 ib_evt.element.srq = &qp->srq->ibsrq;
804eaf29 702 ib_evt.event = IB_EVENT_SRQ_LIMIT_REACHED;
fe2caefc
PP		 703 srq_event = 1;
704 qp_event = 0;
705 break;
706 case OCRDMA_QP_LAST_WQE_EVENT:
707 ib_evt.element.qp = &qp->ibqp;
708 ib_evt.event = IB_EVENT_QP_LAST_WQE_REACHED;
709 break;
710 default:
711 cq_event = 0;
712 qp_event = 0;
713 srq_event = 0;
714 dev_event = 0;
ef99c4c2 715 pr_err("%s() unknown type=0x%x\n", __func__, type);
fe2caefc
PP		 716 break;
717 }
718
719 if (qp_event) {
720 if (qp->ibqp.event_handler)
721 qp->ibqp.event_handler(&ib_evt, qp->ibqp.qp_context);
722 } else if (cq_event) {
723 if (cq->ibcq.event_handler)
724 cq->ibcq.event_handler(&ib_evt, cq->ibcq.cq_context);
725 } else if (srq_event) {
726 if (qp->srq->ibsrq.event_handler)
727 qp->srq->ibsrq.event_handler(&ib_evt,
728 qp->srq->ibsrq.
729 srq_context);
f99b1649 730 } else if (dev_event) {
1228056b 731 pr_err("%s: Fatal event received\n", dev->ibdev.name);
fe2caefc 732 ib_dispatch_event(&ib_evt);
f99b1649 733 }
fe2caefc
PP		 734
735}
736
84b105db
NG		 737static void ocrdma_process_grp5_aync(struct ocrdma_dev *dev,
738 struct ocrdma_ae_mcqe *cqe)
739{
740 struct ocrdma_ae_pvid_mcqe *evt;
741 int type = (cqe->valid_ae_event & OCRDMA_AE_MCQE_EVENT_TYPE_MASK) >>
742 OCRDMA_AE_MCQE_EVENT_TYPE_SHIFT;
743
744 switch (type) {
745 case OCRDMA_ASYNC_EVENT_PVID_STATE:
746 evt = (struct ocrdma_ae_pvid_mcqe *)cqe;
747 if ((evt->tag_enabled & OCRDMA_AE_PVID_MCQE_ENABLED_MASK) >>
748 OCRDMA_AE_PVID_MCQE_ENABLED_SHIFT)
749 dev->pvid = ((evt->tag_enabled &
750 OCRDMA_AE_PVID_MCQE_TAG_MASK) >>
751 OCRDMA_AE_PVID_MCQE_TAG_SHIFT);
752 break;
753 default:
754 /* Not interested evts. */
755 break;
756 }
757}
758
759
fe2caefc
PP		 760static void ocrdma_process_acqe(struct ocrdma_dev *dev, void *ae_cqe)
761{
762 /* async CQE processing */
763 struct ocrdma_ae_mcqe *cqe = ae_cqe;
764 u32 evt_code = (cqe->valid_ae_event & OCRDMA_AE_MCQE_EVENT_CODE_MASK) >>
765 OCRDMA_AE_MCQE_EVENT_CODE_SHIFT;
766
84b105db 767 if (evt_code == OCRDMA_ASYNC_RDMA_EVE_CODE)
fe2caefc 768 ocrdma_dispatch_ibevent(dev, cqe);
84b105db
NG		 769 else if (evt_code == OCRDMA_ASYNC_GRP5_EVE_CODE)
770 ocrdma_process_grp5_aync(dev, cqe);
fe2caefc 771 else
ef99c4c2
NG		 772 pr_err("%s(%d) invalid evt code=0x%x\n", __func__,
773 dev->id, evt_code);
fe2caefc
PP		 774}
775
776static void ocrdma_process_mcqe(struct ocrdma_dev *dev, struct ocrdma_mcqe *cqe)
777{
778 if (dev->mqe_ctx.tag == cqe->tag_lo && dev->mqe_ctx.cmd_done == false) {
779 dev->mqe_ctx.cqe_status = (cqe->status &
780 OCRDMA_MCQE_STATUS_MASK) >> OCRDMA_MCQE_STATUS_SHIFT;
781 dev->mqe_ctx.ext_status =
782 (cqe->status & OCRDMA_MCQE_ESTATUS_MASK)
783 >> OCRDMA_MCQE_ESTATUS_SHIFT;
784 dev->mqe_ctx.cmd_done = true;
785 wake_up(&dev->mqe_ctx.cmd_wait);
786 } else
ef99c4c2
NG		 787 pr_err("%s() cqe for invalid tag0x%x.expected=0x%x\n",
788 __func__, cqe->tag_lo, dev->mqe_ctx.tag);
fe2caefc
PP		 789}
790
791static int ocrdma_mq_cq_handler(struct ocrdma_dev *dev, u16 cq_id)
792{
793 u16 cqe_popped = 0;
794 struct ocrdma_mcqe *cqe;
795
796 while (1) {
797 cqe = ocrdma_get_mcqe(dev);
798 if (cqe == NULL)
799 break;
800 ocrdma_le32_to_cpu(cqe, sizeof(*cqe));
801 cqe_popped += 1;
802 if (cqe->valid_ae_cmpl_cons & OCRDMA_MCQE_AE_MASK)
803 ocrdma_process_acqe(dev, cqe);
804 else if (cqe->valid_ae_cmpl_cons & OCRDMA_MCQE_CMPL_MASK)
805 ocrdma_process_mcqe(dev, cqe);
806 else
ef99c4c2 807 pr_err("%s() cqe->compl is not set.\n", __func__);
fe2caefc
PP		 808 memset(cqe, 0, sizeof(struct ocrdma_mcqe));
809 ocrdma_mcq_inc_tail(dev);
810 }
811 ocrdma_ring_cq_db(dev, dev->mq.cq.id, true, false, cqe_popped);
812 return 0;
813}
814
815static void ocrdma_qp_buddy_cq_handler(struct ocrdma_dev *dev,
816 struct ocrdma_cq *cq)
817{
818 unsigned long flags;
819 struct ocrdma_qp *qp;
820 bool buddy_cq_found = false;
821 /* Go through list of QPs in error state which are using this CQ
822 * and invoke its callback handler to trigger CQE processing for
823 * error/flushed CQE. It is rare to find more than few entries in
824 * this list as most consumers stops after getting error CQE.
825 * List is traversed only once when a matching buddy cq found for a QP.
826 */
827 spin_lock_irqsave(&dev->flush_q_lock, flags);
828 list_for_each_entry(qp, &cq->sq_head, sq_entry) {
829 if (qp->srq)
830 continue;
831 /* if wq and rq share the same cq, than comp_handler
832 * is already invoked.
833 */
834 if (qp->sq_cq == qp->rq_cq)
835 continue;
836 /* if completion came on sq, rq's cq is buddy cq.
837 * if completion came on rq, sq's cq is buddy cq.
838 */
839 if (qp->sq_cq == cq)
840 cq = qp->rq_cq;
841 else
842 cq = qp->sq_cq;
843 buddy_cq_found = true;
844 break;
845 }
846 spin_unlock_irqrestore(&dev->flush_q_lock, flags);
847 if (buddy_cq_found == false)
848 return;
849 if (cq->ibcq.comp_handler) {
850 spin_lock_irqsave(&cq->comp_handler_lock, flags);
851 (*cq->ibcq.comp_handler) (&cq->ibcq, cq->ibcq.cq_context);
852 spin_unlock_irqrestore(&cq->comp_handler_lock, flags);
853 }
854}
855
856static void ocrdma_qp_cq_handler(struct ocrdma_dev *dev, u16 cq_idx)
857{
858 unsigned long flags;
859 struct ocrdma_cq *cq;
860
861 if (cq_idx >= OCRDMA_MAX_CQ)
862 BUG();
863
864 cq = dev->cq_tbl[cq_idx];
ea617626 865 if (cq == NULL)
fe2caefc 866 return;
fe2caefc
PP		 867
868 if (cq->ibcq.comp_handler) {
869 spin_lock_irqsave(&cq->comp_handler_lock, flags);
870 (*cq->ibcq.comp_handler) (&cq->ibcq, cq->ibcq.cq_context);
871 spin_unlock_irqrestore(&cq->comp_handler_lock, flags);
872 }
873 ocrdma_qp_buddy_cq_handler(dev, cq);
874}
875
876static void ocrdma_cq_handler(struct ocrdma_dev *dev, u16 cq_id)
877{
878 /* process the MQ-CQE. */
879 if (cq_id == dev->mq.cq.id)
880 ocrdma_mq_cq_handler(dev, cq_id);
881 else
882 ocrdma_qp_cq_handler(dev, cq_id);
883}
884
885static irqreturn_t ocrdma_irq_handler(int irq, void *handle)
886{
887 struct ocrdma_eq *eq = handle;
888 struct ocrdma_dev *dev = eq->dev;
889 struct ocrdma_eqe eqe;
890 struct ocrdma_eqe *ptr;
fe2caefc 891 u16 cq_id;
ea617626
DS		 892 int budget = eq->cq_cnt;
893
894 do {
fe2caefc
PP		 895 ptr = ocrdma_get_eqe(eq);
896 eqe = *ptr;
897 ocrdma_le32_to_cpu(&eqe, sizeof(eqe));
898 if ((eqe.id_valid & OCRDMA_EQE_VALID_MASK) == 0)
899 break;
ea617626 900
fe2caefc 901 ptr->id_valid = 0;
ea617626
DS		 902 /* ring eq doorbell as soon as its consumed. */
903 ocrdma_ring_eq_db(dev, eq->q.id, false, true, 1);
fe2caefc
PP		 904 /* check whether its CQE or not. */
905 if ((eqe.id_valid & OCRDMA_EQE_FOR_CQE_MASK) == 0) {
906 cq_id = eqe.id_valid >> OCRDMA_EQE_RESOURCE_ID_SHIFT;
907 ocrdma_cq_handler(dev, cq_id);
908 }
909 ocrdma_eq_inc_tail(eq);
ea617626
DS		 910
911 /* There can be a stale EQE after the last bound CQ is
912 * destroyed. EQE valid and budget == 0 implies this.
913 */
914 if (budget)
915 budget--;
916
917 } while (budget);
918
919 ocrdma_ring_eq_db(dev, eq->q.id, true, true, 0);
fe2caefc
PP		 920 return IRQ_HANDLED;
921}
922
923static void ocrdma_post_mqe(struct ocrdma_dev *dev, struct ocrdma_mqe *cmd)
924{
925 struct ocrdma_mqe *mqe;
926
927 dev->mqe_ctx.tag = dev->mq.sq.head;
928 dev->mqe_ctx.cmd_done = false;
929 mqe = ocrdma_get_mqe(dev);
930 cmd->hdr.tag_lo = dev->mq.sq.head;
931 ocrdma_copy_cpu_to_le32(mqe, cmd, sizeof(*mqe));
932 /* make sure descriptor is written before ringing doorbell */
933 wmb();
934 ocrdma_mq_inc_head(dev);
935 ocrdma_ring_mq_db(dev);
936}
937
938static int ocrdma_wait_mqe_cmpl(struct ocrdma_dev *dev)
939{
940 long status;
941 /* 30 sec timeout */
942 status = wait_event_timeout(dev->mqe_ctx.cmd_wait,
943 (dev->mqe_ctx.cmd_done != false),
944 msecs_to_jiffies(30000));
945 if (status)
946 return 0;
947 else
948 return -1;
949}
950
951/* issue a mailbox command on the MQ */
952static int ocrdma_mbx_cmd(struct ocrdma_dev *dev, struct ocrdma_mqe *mqe)
953{
954 int status = 0;
955 u16 cqe_status, ext_status;
bbc5ec52
SX		 956 struct ocrdma_mqe *rsp_mqe;
957 struct ocrdma_mbx_rsp *rsp = NULL;
fe2caefc
PP		 958
959 mutex_lock(&dev->mqe_ctx.lock);
960 ocrdma_post_mqe(dev, mqe);
961 status = ocrdma_wait_mqe_cmpl(dev);
962 if (status)
963 goto mbx_err;
964 cqe_status = dev->mqe_ctx.cqe_status;
965 ext_status = dev->mqe_ctx.ext_status;
bbc5ec52
SX		 966 rsp_mqe = ocrdma_get_mqe_rsp(dev);
967 ocrdma_copy_le32_to_cpu(mqe, rsp_mqe, (sizeof(*mqe)));
968 if ((mqe->hdr.spcl_sge_cnt_emb & OCRDMA_MQE_HDR_EMB_MASK) >>
969 OCRDMA_MQE_HDR_EMB_SHIFT)
970 rsp = &mqe->u.rsp;
971
fe2caefc 972 if (cqe_status || ext_status) {
bbc5ec52
SX		 973 pr_err("%s() cqe_status=0x%x, ext_status=0x%x,",
974 __func__, cqe_status, ext_status);
975 if (rsp) {
976 /* This is for embedded cmds. */
977 pr_err("opcode=0x%x, subsystem=0x%x\n",
978 (rsp->subsys_op & OCRDMA_MBX_RSP_OPCODE_MASK) >>
979 OCRDMA_MBX_RSP_OPCODE_SHIFT,
980 (rsp->subsys_op & OCRDMA_MBX_RSP_SUBSYS_MASK) >>
981 OCRDMA_MBX_RSP_SUBSYS_SHIFT);
982 }
fe2caefc
PP		 983 status = ocrdma_get_mbx_cqe_errno(cqe_status);
984 goto mbx_err;
985 }
bbc5ec52
SX		 986 /* For non embedded, rsp errors are handled in ocrdma_nonemb_mbx_cmd */
987 if (rsp && (mqe->u.rsp.status & OCRDMA_MBX_RSP_STATUS_MASK))
fe2caefc
PP		 988 status = ocrdma_get_mbx_errno(mqe->u.rsp.status);
989mbx_err:
990 mutex_unlock(&dev->mqe_ctx.lock);
991 return status;
992}
993
bbc5ec52
SX		 994static int ocrdma_nonemb_mbx_cmd(struct ocrdma_dev *dev, struct ocrdma_mqe *mqe,
995 void *payload_va)
996{
997 int status = 0;
998 struct ocrdma_mbx_rsp *rsp = payload_va;
999
1000 if ((mqe->hdr.spcl_sge_cnt_emb & OCRDMA_MQE_HDR_EMB_MASK) >>
1001 OCRDMA_MQE_HDR_EMB_SHIFT)
1002 BUG();
1003
1004 status = ocrdma_mbx_cmd(dev, mqe);
1005 if (!status)
1006 /* For non embedded, only CQE failures are handled in
1007 * ocrdma_mbx_cmd. We need to check for RSP errors.
1008 */
1009 if (rsp->status & OCRDMA_MBX_RSP_STATUS_MASK)
1010 status = ocrdma_get_mbx_errno(rsp->status);
1011
1012 if (status)
1013 pr_err("opcode=0x%x, subsystem=0x%x\n",
1014 (rsp->subsys_op & OCRDMA_MBX_RSP_OPCODE_MASK) >>
1015 OCRDMA_MBX_RSP_OPCODE_SHIFT,
1016 (rsp->subsys_op & OCRDMA_MBX_RSP_SUBSYS_MASK) >>
1017 OCRDMA_MBX_RSP_SUBSYS_SHIFT);
1018 return status;
1019}
1020
fe2caefc
PP		 1021static void ocrdma_get_attr(struct ocrdma_dev *dev,
1022 struct ocrdma_dev_attr *attr,
1023 struct ocrdma_mbx_query_config *rsp)
1024{
fe2caefc
PP		 1025 attr->max_pd =
1026 (rsp->max_pd_ca_ack_delay & OCRDMA_MBX_QUERY_CFG_MAX_PD_MASK) >>
1027 OCRDMA_MBX_QUERY_CFG_MAX_PD_SHIFT;
1028 attr->max_qp =
1029 (rsp->qp_srq_cq_ird_ord & OCRDMA_MBX_QUERY_CFG_MAX_QP_MASK) >>
1030 OCRDMA_MBX_QUERY_CFG_MAX_QP_SHIFT;
1031 attr->max_send_sge = ((rsp->max_write_send_sge &
1032 OCRDMA_MBX_QUERY_CFG_MAX_SEND_SGE_MASK) >>
1033 OCRDMA_MBX_QUERY_CFG_MAX_SEND_SGE_SHIFT);
1034 attr->max_recv_sge = (rsp->max_write_send_sge &
1035 OCRDMA_MBX_QUERY_CFG_MAX_SEND_SGE_MASK) >>
1036 OCRDMA_MBX_QUERY_CFG_MAX_SEND_SGE_SHIFT;
634c5796
MV		 1037 attr->max_srq_sge = (rsp->max_srq_rqe_sge &
1038 OCRDMA_MBX_QUERY_CFG_MAX_SRQ_SGE_MASK) >>
1039 OCRDMA_MBX_QUERY_CFG_MAX_SRQ_SGE_OFFSET;
45e86b33
NG		 1040 attr->max_rdma_sge = (rsp->max_write_send_sge &
1041 OCRDMA_MBX_QUERY_CFG_MAX_WRITE_SGE_MASK) >>
1042 OCRDMA_MBX_QUERY_CFG_MAX_WRITE_SGE_SHIFT;
fe2caefc
PP		 1043 attr->max_ord_per_qp = (rsp->max_ird_ord_per_qp &
1044 OCRDMA_MBX_QUERY_CFG_MAX_ORD_PER_QP_MASK) >>
1045 OCRDMA_MBX_QUERY_CFG_MAX_ORD_PER_QP_SHIFT;
7c33880c
NG		 1046 attr->max_srq =
1047 (rsp->max_srq_rpir_qps & OCRDMA_MBX_QUERY_CFG_MAX_SRQ_MASK) >>
1048 OCRDMA_MBX_QUERY_CFG_MAX_SRQ_OFFSET;
fe2caefc
PP		 1049 attr->max_ird_per_qp = (rsp->max_ird_ord_per_qp &
1050 OCRDMA_MBX_QUERY_CFG_MAX_IRD_PER_QP_MASK) >>
1051 OCRDMA_MBX_QUERY_CFG_MAX_IRD_PER_QP_SHIFT;
1052 attr->cq_overflow_detect = (rsp->qp_srq_cq_ird_ord &
1053 OCRDMA_MBX_QUERY_CFG_CQ_OVERFLOW_MASK) >>
1054 OCRDMA_MBX_QUERY_CFG_CQ_OVERFLOW_SHIFT;
1055 attr->srq_supported = (rsp->qp_srq_cq_ird_ord &
1056 OCRDMA_MBX_QUERY_CFG_SRQ_SUPPORTED_MASK) >>
1057 OCRDMA_MBX_QUERY_CFG_SRQ_SUPPORTED_SHIFT;
1058 attr->local_ca_ack_delay = (rsp->max_pd_ca_ack_delay &
1059 OCRDMA_MBX_QUERY_CFG_CA_ACK_DELAY_MASK) >>
1060 OCRDMA_MBX_QUERY_CFG_CA_ACK_DELAY_SHIFT;
ac578aef 1061 attr->max_mw = rsp->max_mw;
fe2caefc
PP		 1062 attr->max_mr = rsp->max_mr;
1063 attr->max_mr_size = ~0ull;
1064 attr->max_fmr = 0;
1065 attr->max_pages_per_frmr = rsp->max_pages_per_frmr;
1066 attr->max_num_mr_pbl = rsp->max_num_mr_pbl;
1067 attr->max_cqe = rsp->max_cq_cqes_per_cq &
1068 OCRDMA_MBX_QUERY_CFG_MAX_CQES_PER_CQ_MASK;
c43e9ab8
NG		 1069 attr->max_cq = (rsp->max_cq_cqes_per_cq &
1070 OCRDMA_MBX_QUERY_CFG_MAX_CQ_MASK) >>
1071 OCRDMA_MBX_QUERY_CFG_MAX_CQ_OFFSET;
fe2caefc
PP		 1072 attr->wqe_size = ((rsp->wqe_rqe_stride_max_dpp_cqs &
1073 OCRDMA_MBX_QUERY_CFG_MAX_WQE_SIZE_MASK) >>
1074 OCRDMA_MBX_QUERY_CFG_MAX_WQE_SIZE_OFFSET) *
1075 OCRDMA_WQE_STRIDE;
1076 attr->rqe_size = ((rsp->wqe_rqe_stride_max_dpp_cqs &
1077 OCRDMA_MBX_QUERY_CFG_MAX_RQE_SIZE_MASK) >>
1078 OCRDMA_MBX_QUERY_CFG_MAX_RQE_SIZE_OFFSET) *
1079 OCRDMA_WQE_STRIDE;
1080 attr->max_inline_data =
1081 attr->wqe_size - (sizeof(struct ocrdma_hdr_wqe) +
1082 sizeof(struct ocrdma_sge));
21c3391a 1083 if (ocrdma_get_asic_type(dev) == OCRDMA_ASIC_GEN_SKH_R) {
fe2caefc
PP		 1084 attr->ird = 1;
1085 attr->ird_page_size = OCRDMA_MIN_Q_PAGE_SIZE;
1086 attr->num_ird_pages = MAX_OCRDMA_IRD_PAGES;
07bb5424
MV		 1087 }
1088 dev->attr.max_wqe = rsp->max_wqes_rqes_per_q >>
1089 OCRDMA_MBX_QUERY_CFG_MAX_WQES_PER_WQ_OFFSET;
1090 dev->attr.max_rqe = rsp->max_wqes_rqes_per_q &
1091 OCRDMA_MBX_QUERY_CFG_MAX_RQES_PER_RQ_MASK;
fe2caefc
PP		 1092}
1093
1094static int ocrdma_check_fw_config(struct ocrdma_dev *dev,
1095 struct ocrdma_fw_conf_rsp *conf)
1096{
1097 u32 fn_mode;
1098
1099 fn_mode = conf->fn_mode & OCRDMA_FN_MODE_RDMA;
1100 if (fn_mode != OCRDMA_FN_MODE_RDMA)
1101 return -EINVAL;
1102 dev->base_eqid = conf->base_eqid;
1103 dev->max_eq = conf->max_eq;
fe2caefc
PP		 1104 return 0;
1105}
1106
1107/* can be issued only during init time. */
1108static int ocrdma_mbx_query_fw_ver(struct ocrdma_dev *dev)
1109{
1110 int status = -ENOMEM;
1111 struct ocrdma_mqe *cmd;
1112 struct ocrdma_fw_ver_rsp *rsp;
1113
1114 cmd = ocrdma_init_emb_mqe(OCRDMA_CMD_GET_FW_VER, sizeof(*cmd));
1115 if (!cmd)
1116 return -ENOMEM;
1117 ocrdma_init_mch((struct ocrdma_mbx_hdr *)&cmd->u.cmd[0],
1118 OCRDMA_CMD_GET_FW_VER,
1119 OCRDMA_SUBSYS_COMMON, sizeof(*cmd));
1120
1121 status = ocrdma_mbx_cmd(dev, (struct ocrdma_mqe *)cmd);
1122 if (status)
1123 goto mbx_err;
1124 rsp = (struct ocrdma_fw_ver_rsp *)cmd;
1125 memset(&dev->attr.fw_ver[0], 0, sizeof(dev->attr.fw_ver));
1126 memcpy(&dev->attr.fw_ver[0], &rsp->running_ver[0],
1127 sizeof(rsp->running_ver));
1128 ocrdma_le32_to_cpu(dev->attr.fw_ver, sizeof(rsp->running_ver));
1129mbx_err:
1130 kfree(cmd);
1131 return status;
1132}
1133
1134/* can be issued only during init time. */
1135static int ocrdma_mbx_query_fw_config(struct ocrdma_dev *dev)
1136{
1137 int status = -ENOMEM;
1138 struct ocrdma_mqe *cmd;
1139 struct ocrdma_fw_conf_rsp *rsp;
1140
1141 cmd = ocrdma_init_emb_mqe(OCRDMA_CMD_GET_FW_CONFIG, sizeof(*cmd));
1142 if (!cmd)
1143 return -ENOMEM;
1144 ocrdma_init_mch((struct ocrdma_mbx_hdr *)&cmd->u.cmd[0],
1145 OCRDMA_CMD_GET_FW_CONFIG,
1146 OCRDMA_SUBSYS_COMMON, sizeof(*cmd));
1147 status = ocrdma_mbx_cmd(dev, (struct ocrdma_mqe *)cmd);
1148 if (status)
1149 goto mbx_err;
1150 rsp = (struct ocrdma_fw_conf_rsp *)cmd;
1151 status = ocrdma_check_fw_config(dev, rsp);
1152mbx_err:
1153 kfree(cmd);
1154 return status;
1155}
1156
1157static int ocrdma_mbx_query_dev(struct ocrdma_dev *dev)
1158{
1159 int status = -ENOMEM;
1160 struct ocrdma_mbx_query_config *rsp;
1161 struct ocrdma_mqe *cmd;
1162
1163 cmd = ocrdma_init_emb_mqe(OCRDMA_CMD_QUERY_CONFIG, sizeof(*cmd));
1164 if (!cmd)
1165 return status;
1166 status = ocrdma_mbx_cmd(dev, (struct ocrdma_mqe *)cmd);
1167 if (status)
1168 goto mbx_err;
1169 rsp = (struct ocrdma_mbx_query_config *)cmd;
1170 ocrdma_get_attr(dev, &dev->attr, rsp);
1171mbx_err:
1172 kfree(cmd);
1173 return status;
1174}
1175
f24ceba6
NG		 1176int ocrdma_mbx_get_link_speed(struct ocrdma_dev *dev, u8 *lnk_speed)
1177{
1178 int status = -ENOMEM;
1179 struct ocrdma_get_link_speed_rsp *rsp;
1180 struct ocrdma_mqe *cmd;
1181
1182 cmd = ocrdma_init_emb_mqe(OCRDMA_CMD_QUERY_NTWK_LINK_CONFIG_V1,
1183 sizeof(*cmd));
1184 if (!cmd)
1185 return status;
1186 ocrdma_init_mch((struct ocrdma_mbx_hdr *)&cmd->u.cmd[0],
1187 OCRDMA_CMD_QUERY_NTWK_LINK_CONFIG_V1,
1188 OCRDMA_SUBSYS_COMMON, sizeof(*cmd));
1189
1190 ((struct ocrdma_mbx_hdr *)cmd->u.cmd)->rsvd_version = 0x1;
1191
1192 status = ocrdma_mbx_cmd(dev, (struct ocrdma_mqe *)cmd);
1193 if (status)
1194 goto mbx_err;
1195
1196 rsp = (struct ocrdma_get_link_speed_rsp *)cmd;
1197 *lnk_speed = rsp->phys_port_speed;
1198
1199mbx_err:
1200 kfree(cmd);
1201 return status;
1202}
1203
fe2caefc
PP		 1204int ocrdma_mbx_alloc_pd(struct ocrdma_dev *dev, struct ocrdma_pd *pd)
1205{
1206 int status = -ENOMEM;
1207 struct ocrdma_alloc_pd *cmd;
1208 struct ocrdma_alloc_pd_rsp *rsp;
1209
1210 cmd = ocrdma_init_emb_mqe(OCRDMA_CMD_ALLOC_PD, sizeof(*cmd));
1211 if (!cmd)
1212 return status;
1213 if (pd->dpp_enabled)
1214 cmd->enable_dpp_rsvd |= OCRDMA_ALLOC_PD_ENABLE_DPP;
1215 status = ocrdma_mbx_cmd(dev, (struct ocrdma_mqe *)cmd);
1216 if (status)
1217 goto mbx_err;
1218 rsp = (struct ocrdma_alloc_pd_rsp *)cmd;
1219 pd->id = rsp->dpp_page_pdid & OCRDMA_ALLOC_PD_RSP_PDID_MASK;
1220 if (rsp->dpp_page_pdid & OCRDMA_ALLOC_PD_RSP_DPP) {
1221 pd->dpp_enabled = true;
1222 pd->dpp_page = rsp->dpp_page_pdid >>
1223 OCRDMA_ALLOC_PD_RSP_DPP_PAGE_SHIFT;
1224 } else {
1225 pd->dpp_enabled = false;
1226 pd->num_dpp_qp = 0;
1227 }
1228mbx_err:
1229 kfree(cmd);
1230 return status;
1231}
1232
1233int ocrdma_mbx_dealloc_pd(struct ocrdma_dev *dev, struct ocrdma_pd *pd)
1234{
1235 int status = -ENOMEM;
1236 struct ocrdma_dealloc_pd *cmd;
1237
1238 cmd = ocrdma_init_emb_mqe(OCRDMA_CMD_DEALLOC_PD, sizeof(*cmd));
1239 if (!cmd)
1240 return status;
1241 cmd->id = pd->id;
1242 status = ocrdma_mbx_cmd(dev, (struct ocrdma_mqe *)cmd);
1243 kfree(cmd);
1244 return status;
1245}
1246
1247static int ocrdma_build_q_conf(u32 *num_entries, int entry_size,
1248 int *num_pages, int *page_size)
1249{
1250 int i;
1251 int mem_size;
1252
1253 *num_entries = roundup_pow_of_two(*num_entries);
1254 mem_size = *num_entries * entry_size;
1255 /* find the possible lowest possible multiplier */
1256 for (i = 0; i < OCRDMA_MAX_Q_PAGE_SIZE_CNT; i++) {
1257 if (mem_size <= (OCRDMA_Q_PAGE_BASE_SIZE << i))
1258 break;
1259 }
1260 if (i >= OCRDMA_MAX_Q_PAGE_SIZE_CNT)
1261 return -EINVAL;
1262 mem_size = roundup(mem_size,
1263 ((OCRDMA_Q_PAGE_BASE_SIZE << i) / OCRDMA_MAX_Q_PAGES));
1264 *num_pages =
1265 mem_size / ((OCRDMA_Q_PAGE_BASE_SIZE << i) / OCRDMA_MAX_Q_PAGES);
1266 *page_size = ((OCRDMA_Q_PAGE_BASE_SIZE << i) / OCRDMA_MAX_Q_PAGES);
1267 *num_entries = mem_size / entry_size;
1268 return 0;
1269}
1270
1271static int ocrdma_mbx_create_ah_tbl(struct ocrdma_dev *dev)
1272{
1273 int i ;
1274 int status = 0;
1275 int max_ah;
1276 struct ocrdma_create_ah_tbl *cmd;
1277 struct ocrdma_create_ah_tbl_rsp *rsp;
1278 struct pci_dev *pdev = dev->nic_info.pdev;
1279 dma_addr_t pa;
1280 struct ocrdma_pbe *pbes;
1281
1282 cmd = ocrdma_init_emb_mqe(OCRDMA_CMD_CREATE_AH_TBL, sizeof(*cmd));
1283 if (!cmd)
1284 return status;
1285
1286 max_ah = OCRDMA_MAX_AH;
1287 dev->av_tbl.size = sizeof(struct ocrdma_av) * max_ah;
1288
1289 /* number of PBEs in PBL */
1290 cmd->ah_conf = (OCRDMA_AH_TBL_PAGES <<
1291 OCRDMA_CREATE_AH_NUM_PAGES_SHIFT) &
1292 OCRDMA_CREATE_AH_NUM_PAGES_MASK;
1293
1294 /* page size */
1295 for (i = 0; i < OCRDMA_MAX_Q_PAGE_SIZE_CNT; i++) {
1296 if (PAGE_SIZE == (OCRDMA_MIN_Q_PAGE_SIZE << i))
1297 break;
1298 }
1299 cmd->ah_conf |= (i << OCRDMA_CREATE_AH_PAGE_SIZE_SHIFT) &
1300 OCRDMA_CREATE_AH_PAGE_SIZE_MASK;
1301
1302 /* ah_entry size */
1303 cmd->ah_conf |= (sizeof(struct ocrdma_av) <<
1304 OCRDMA_CREATE_AH_ENTRY_SIZE_SHIFT) &
1305 OCRDMA_CREATE_AH_ENTRY_SIZE_MASK;
1306
1307 dev->av_tbl.pbl.va = dma_alloc_coherent(&pdev->dev, PAGE_SIZE,
1308 &dev->av_tbl.pbl.pa,
1309 GFP_KERNEL);
1310 if (dev->av_tbl.pbl.va == NULL)
1311 goto mem_err;
1312
1313 dev->av_tbl.va = dma_alloc_coherent(&pdev->dev, dev->av_tbl.size,
1314 &pa, GFP_KERNEL);
1315 if (dev->av_tbl.va == NULL)
1316 goto mem_err_ah;
1317 dev->av_tbl.pa = pa;
1318 dev->av_tbl.num_ah = max_ah;
1319 memset(dev->av_tbl.va, 0, dev->av_tbl.size);
1320
1321 pbes = (struct ocrdma_pbe *)dev->av_tbl.pbl.va;
1322 for (i = 0; i < dev->av_tbl.size / OCRDMA_MIN_Q_PAGE_SIZE; i++) {
1323 pbes[i].pa_lo = (u32) (pa & 0xffffffff);
1324 pbes[i].pa_hi = (u32) upper_32_bits(pa);
1325 pa += PAGE_SIZE;
1326 }
1327 cmd->tbl_addr[0].lo = (u32)(dev->av_tbl.pbl.pa & 0xFFFFFFFF);
1328 cmd->tbl_addr[0].hi = (u32)upper_32_bits(dev->av_tbl.pbl.pa);
1329 status = ocrdma_mbx_cmd(dev, (struct ocrdma_mqe *)cmd);
1330 if (status)
1331 goto mbx_err;
1332 rsp = (struct ocrdma_create_ah_tbl_rsp *)cmd;
1333 dev->av_tbl.ahid = rsp->ahid & 0xFFFF;
1334 kfree(cmd);
1335 return 0;
1336
1337mbx_err:
1338 dma_free_coherent(&pdev->dev, dev->av_tbl.size, dev->av_tbl.va,
1339 dev->av_tbl.pa);
1340 dev->av_tbl.va = NULL;
1341mem_err_ah:
1342 dma_free_coherent(&pdev->dev, PAGE_SIZE, dev->av_tbl.pbl.va,
1343 dev->av_tbl.pbl.pa);
1344 dev->av_tbl.pbl.va = NULL;
1345 dev->av_tbl.size = 0;
1346mem_err:
1347 kfree(cmd);
1348 return status;
1349}
1350
1351static void ocrdma_mbx_delete_ah_tbl(struct ocrdma_dev *dev)
1352{
1353 struct ocrdma_delete_ah_tbl *cmd;
1354 struct pci_dev *pdev = dev->nic_info.pdev;
1355
1356 if (dev->av_tbl.va == NULL)
1357 return;
1358
1359 cmd = ocrdma_init_emb_mqe(OCRDMA_CMD_DELETE_AH_TBL, sizeof(*cmd));
1360 if (!cmd)
1361 return;
1362 cmd->ahid = dev->av_tbl.ahid;
1363
1364 ocrdma_mbx_cmd(dev, (struct ocrdma_mqe *)cmd);
1365 dma_free_coherent(&pdev->dev, dev->av_tbl.size, dev->av_tbl.va,
1366 dev->av_tbl.pa);
1367 dma_free_coherent(&pdev->dev, PAGE_SIZE, dev->av_tbl.pbl.va,
1368 dev->av_tbl.pbl.pa);
1369 kfree(cmd);
1370}
1371
1372/* Multiple CQs uses the EQ. This routine returns least used
1373 * EQ to associate with CQ. This will distributes the interrupt
1374 * processing and CPU load to associated EQ, vector and so to that CPU.
1375 */
1376static u16 ocrdma_bind_eq(struct ocrdma_dev *dev)
1377{
1378 int i, selected_eq = 0, cq_cnt = 0;
1379 u16 eq_id;
1380
1381 mutex_lock(&dev->dev_lock);
c88bd03f
NG		 1382 cq_cnt = dev->eq_tbl[0].cq_cnt;
1383 eq_id = dev->eq_tbl[0].q.id;
fe2caefc
PP		 1384 /* find the EQ which is has the least number of
1385 * CQs associated with it.
1386 */
1387 for (i = 0; i < dev->eq_cnt; i++) {
c88bd03f
NG		 1388 if (dev->eq_tbl[i].cq_cnt < cq_cnt) {
1389 cq_cnt = dev->eq_tbl[i].cq_cnt;
1390 eq_id = dev->eq_tbl[i].q.id;
fe2caefc
PP		 1391 selected_eq = i;
1392 }
1393 }
c88bd03f 1394 dev->eq_tbl[selected_eq].cq_cnt += 1;
fe2caefc
PP		 1395 mutex_unlock(&dev->dev_lock);
1396 return eq_id;
1397}
1398
1399static void ocrdma_unbind_eq(struct ocrdma_dev *dev, u16 eq_id)
1400{
1401 int i;
1402
1403 mutex_lock(&dev->dev_lock);
ea617626
DS		 1404 i = ocrdma_get_eq_table_index(dev, eq_id);
1405 if (i == -EINVAL)
1406 BUG();
1407 dev->eq_tbl[i].cq_cnt -= 1;
fe2caefc
PP		 1408 mutex_unlock(&dev->dev_lock);
1409}
1410
1411int ocrdma_mbx_create_cq(struct ocrdma_dev *dev, struct ocrdma_cq *cq,
cffce990 1412 int entries, int dpp_cq, u16 pd_id)
fe2caefc
PP		 1413{
1414 int status = -ENOMEM; int max_hw_cqe;
1415 struct pci_dev *pdev = dev->nic_info.pdev;
1416 struct ocrdma_create_cq *cmd;
1417 struct ocrdma_create_cq_rsp *rsp;
1418 u32 hw_pages, cqe_size, page_size, cqe_count;
1419
fe2caefc 1420 if (entries > dev->attr.max_cqe) {
ef99c4c2
NG		 1421 pr_err("%s(%d) max_cqe=0x%x, requester_cqe=0x%x\n",
1422 __func__, dev->id, dev->attr.max_cqe, entries);
fe2caefc
PP		 1423 return -EINVAL;
1424 }
21c3391a 1425 if (dpp_cq && (ocrdma_get_asic_type(dev) != OCRDMA_ASIC_GEN_SKH_R))
fe2caefc
PP		 1426 return -EINVAL;
1427
1428 if (dpp_cq) {
1429 cq->max_hw_cqe = 1;
1430 max_hw_cqe = 1;
1431 cqe_size = OCRDMA_DPP_CQE_SIZE;
1432 hw_pages = 1;
1433 } else {
1434 cq->max_hw_cqe = dev->attr.max_cqe;
1435 max_hw_cqe = dev->attr.max_cqe;
1436 cqe_size = sizeof(struct ocrdma_cqe);
1437 hw_pages = OCRDMA_CREATE_CQ_MAX_PAGES;
1438 }
1439
1440 cq->len = roundup(max_hw_cqe * cqe_size, OCRDMA_MIN_Q_PAGE_SIZE);
1441
1442 cmd = ocrdma_init_emb_mqe(OCRDMA_CMD_CREATE_CQ, sizeof(*cmd));
1443 if (!cmd)
1444 return -ENOMEM;
1445 ocrdma_init_mch(&cmd->cmd.req, OCRDMA_CMD_CREATE_CQ,
1446 OCRDMA_SUBSYS_COMMON, sizeof(*cmd));
1447 cq->va = dma_alloc_coherent(&pdev->dev, cq->len, &cq->pa, GFP_KERNEL);
1448 if (!cq->va) {
1449 status = -ENOMEM;
1450 goto mem_err;
1451 }
1452 memset(cq->va, 0, cq->len);
1453 page_size = cq->len / hw_pages;
1454 cmd->cmd.pgsz_pgcnt = (page_size / OCRDMA_MIN_Q_PAGE_SIZE) <<
1455 OCRDMA_CREATE_CQ_PAGE_SIZE_SHIFT;
1456 cmd->cmd.pgsz_pgcnt |= hw_pages;
1457 cmd->cmd.ev_cnt_flags = OCRDMA_CREATE_CQ_DEF_FLAGS;
1458
fe2caefc 1459 cq->eqn = ocrdma_bind_eq(dev);
cffce990 1460 cmd->cmd.req.rsvd_version = OCRDMA_CREATE_CQ_VER3;
fe2caefc 1461 cqe_count = cq->len / cqe_size;
ea617626 1462 cq->cqe_cnt = cqe_count;
f99b1649 1463 if (cqe_count > 1024) {
fe2caefc
PP		 1464 /* Set cnt to 3 to indicate more than 1024 cq entries */
1465 cmd->cmd.ev_cnt_flags |= (0x3 << OCRDMA_CREATE_CQ_CNT_SHIFT);
f99b1649 1466 } else {
fe2caefc
PP		 1467 u8 count = 0;
1468 switch (cqe_count) {
1469 case 256:
1470 count = 0;
1471 break;
1472 case 512:
1473 count = 1;
1474 break;
1475 case 1024:
1476 count = 2;
1477 break;
1478 default:
1479 goto mbx_err;
1480 }
1481 cmd->cmd.ev_cnt_flags |= (count << OCRDMA_CREATE_CQ_CNT_SHIFT);
1482 }
1483 /* shared eq between all the consumer cqs. */
1484 cmd->cmd.eqn = cq->eqn;
21c3391a 1485 if (ocrdma_get_asic_type(dev) == OCRDMA_ASIC_GEN_SKH_R) {
fe2caefc
PP		 1486 if (dpp_cq)
1487 cmd->cmd.pgsz_pgcnt |= OCRDMA_CREATE_CQ_DPP <<
1488 OCRDMA_CREATE_CQ_TYPE_SHIFT;
1489 cq->phase_change = false;
1490 cmd->cmd.cqe_count = (cq->len / cqe_size);
1491 } else {
1492 cmd->cmd.cqe_count = (cq->len / cqe_size) - 1;
1493 cmd->cmd.ev_cnt_flags |= OCRDMA_CREATE_CQ_FLAGS_AUTO_VALID;
1494 cq->phase_change = true;
1495 }
1496
cffce990 1497 cmd->cmd.pd_id = pd_id; /* valid only for v3 */
fe2caefc
PP		 1498 ocrdma_build_q_pages(&cmd->cmd.pa[0], hw_pages, cq->pa, page_size);
1499 status = ocrdma_mbx_cmd(dev, (struct ocrdma_mqe *)cmd);
1500 if (status)
1501 goto mbx_err;
1502
1503 rsp = (struct ocrdma_create_cq_rsp *)cmd;
1504 cq->id = (u16) (rsp->rsp.cq_id & OCRDMA_CREATE_CQ_RSP_CQ_ID_MASK);
1505 kfree(cmd);
1506 return 0;
1507mbx_err:
1508 ocrdma_unbind_eq(dev, cq->eqn);
fe2caefc
PP		 1509 dma_free_coherent(&pdev->dev, cq->len, cq->va, cq->pa);
1510mem_err:
1511 kfree(cmd);
1512 return status;
1513}
1514
1515int ocrdma_mbx_destroy_cq(struct ocrdma_dev *dev, struct ocrdma_cq *cq)
1516{
1517 int status = -ENOMEM;
1518 struct ocrdma_destroy_cq *cmd;
1519
1520 cmd = ocrdma_init_emb_mqe(OCRDMA_CMD_DELETE_CQ, sizeof(*cmd));
1521 if (!cmd)
1522 return status;
1523 ocrdma_init_mch(&cmd->req, OCRDMA_CMD_DELETE_CQ,
1524 OCRDMA_SUBSYS_COMMON, sizeof(*cmd));
1525
1526 cmd->bypass_flush_qid |=
1527 (cq->id << OCRDMA_DESTROY_CQ_QID_SHIFT) &
1528 OCRDMA_DESTROY_CQ_QID_MASK;
1529
fe2caefc 1530 status = ocrdma_mbx_cmd(dev, (struct ocrdma_mqe *)cmd);
ea617626 1531 ocrdma_unbind_eq(dev, cq->eqn);
fe2caefc 1532 dma_free_coherent(&dev->nic_info.pdev->dev, cq->len, cq->va, cq->pa);
fe2caefc
PP		 1533 kfree(cmd);
1534 return status;
1535}
1536
1537int ocrdma_mbx_alloc_lkey(struct ocrdma_dev *dev, struct ocrdma_hw_mr *hwmr,
1538 u32 pdid, int addr_check)
1539{
1540 int status = -ENOMEM;
1541 struct ocrdma_alloc_lkey *cmd;
1542 struct ocrdma_alloc_lkey_rsp *rsp;
1543
1544 cmd = ocrdma_init_emb_mqe(OCRDMA_CMD_ALLOC_LKEY, sizeof(*cmd));
1545 if (!cmd)
1546 return status;
1547 cmd->pdid = pdid;
1548 cmd->pbl_sz_flags |= addr_check;
1549 cmd->pbl_sz_flags |= (hwmr->fr_mr << OCRDMA_ALLOC_LKEY_FMR_SHIFT);
1550 cmd->pbl_sz_flags |=
1551 (hwmr->remote_wr << OCRDMA_ALLOC_LKEY_REMOTE_WR_SHIFT);
1552 cmd->pbl_sz_flags |=
1553 (hwmr->remote_rd << OCRDMA_ALLOC_LKEY_REMOTE_RD_SHIFT);
1554 cmd->pbl_sz_flags |=
1555 (hwmr->local_wr << OCRDMA_ALLOC_LKEY_LOCAL_WR_SHIFT);
1556 cmd->pbl_sz_flags |=
1557 (hwmr->remote_atomic << OCRDMA_ALLOC_LKEY_REMOTE_ATOMIC_SHIFT);
1558 cmd->pbl_sz_flags |=
1559 (hwmr->num_pbls << OCRDMA_ALLOC_LKEY_PBL_SIZE_SHIFT);
1560
1561 status = ocrdma_mbx_cmd(dev, (struct ocrdma_mqe *)cmd);
1562 if (status)
1563 goto mbx_err;
1564 rsp = (struct ocrdma_alloc_lkey_rsp *)cmd;
1565 hwmr->lkey = rsp->lrkey;
1566mbx_err:
1567 kfree(cmd);
1568 return status;
1569}
1570
1571int ocrdma_mbx_dealloc_lkey(struct ocrdma_dev *dev, int fr_mr, u32 lkey)
1572{
1573 int status = -ENOMEM;
1574 struct ocrdma_dealloc_lkey *cmd;
1575
1576 cmd = ocrdma_init_emb_mqe(OCRDMA_CMD_DEALLOC_LKEY, sizeof(*cmd));
1577 if (!cmd)
1578 return -ENOMEM;
1579 cmd->lkey = lkey;
1580 cmd->rsvd_frmr = fr_mr ? 1 : 0;
1581 status = ocrdma_mbx_cmd(dev, (struct ocrdma_mqe *)cmd);
1582 if (status)
1583 goto mbx_err;
1584mbx_err:
1585 kfree(cmd);
1586 return status;
1587}
1588
1589static int ocrdma_mbx_reg_mr(struct ocrdma_dev *dev, struct ocrdma_hw_mr *hwmr,
1590 u32 pdid, u32 pbl_cnt, u32 pbe_size, u32 last)
1591{
1592 int status = -ENOMEM;
1593 int i;
1594 struct ocrdma_reg_nsmr *cmd;
1595 struct ocrdma_reg_nsmr_rsp *rsp;
1596
1597 cmd = ocrdma_init_emb_mqe(OCRDMA_CMD_REGISTER_NSMR, sizeof(*cmd));
1598 if (!cmd)
1599 return -ENOMEM;
1600 cmd->num_pbl_pdid =
1601 pdid | (hwmr->num_pbls << OCRDMA_REG_NSMR_NUM_PBL_SHIFT);
2b51a9b9 1602 cmd->fr_mr = hwmr->fr_mr;
fe2caefc
PP		 1603
1604 cmd->flags_hpage_pbe_sz |= (hwmr->remote_wr <<
1605 OCRDMA_REG_NSMR_REMOTE_WR_SHIFT);
1606 cmd->flags_hpage_pbe_sz |= (hwmr->remote_rd <<
1607 OCRDMA_REG_NSMR_REMOTE_RD_SHIFT);
1608 cmd->flags_hpage_pbe_sz |= (hwmr->local_wr <<
1609 OCRDMA_REG_NSMR_LOCAL_WR_SHIFT);
1610 cmd->flags_hpage_pbe_sz |= (hwmr->remote_atomic <<
1611 OCRDMA_REG_NSMR_REMOTE_ATOMIC_SHIFT);
1612 cmd->flags_hpage_pbe_sz |= (hwmr->mw_bind <<
1613 OCRDMA_REG_NSMR_BIND_MEMWIN_SHIFT);
1614 cmd->flags_hpage_pbe_sz |= (last << OCRDMA_REG_NSMR_LAST_SHIFT);
1615
1616 cmd->flags_hpage_pbe_sz |= (hwmr->pbe_size / OCRDMA_MIN_HPAGE_SIZE);
1617 cmd->flags_hpage_pbe_sz |= (hwmr->pbl_size / OCRDMA_MIN_HPAGE_SIZE) <<
1618 OCRDMA_REG_NSMR_HPAGE_SIZE_SHIFT;
1619 cmd->totlen_low = hwmr->len;
1620 cmd->totlen_high = upper_32_bits(hwmr->len);
1621 cmd->fbo_low = (u32) (hwmr->fbo & 0xffffffff);
1622 cmd->fbo_high = (u32) upper_32_bits(hwmr->fbo);
1623 cmd->va_loaddr = (u32) hwmr->va;
1624 cmd->va_hiaddr = (u32) upper_32_bits(hwmr->va);
1625
1626 for (i = 0; i < pbl_cnt; i++) {
1627 cmd->pbl[i].lo = (u32) (hwmr->pbl_table[i].pa & 0xffffffff);
1628 cmd->pbl[i].hi = upper_32_bits(hwmr->pbl_table[i].pa);
1629 }
1630 status = ocrdma_mbx_cmd(dev, (struct ocrdma_mqe *)cmd);
1631 if (status)
1632 goto mbx_err;
1633 rsp = (struct ocrdma_reg_nsmr_rsp *)cmd;
1634 hwmr->lkey = rsp->lrkey;
1635mbx_err:
1636 kfree(cmd);
1637 return status;
1638}
1639
1640static int ocrdma_mbx_reg_mr_cont(struct ocrdma_dev *dev,
1641 struct ocrdma_hw_mr *hwmr, u32 pbl_cnt,
1642 u32 pbl_offset, u32 last)
1643{
1644 int status = -ENOMEM;
1645 int i;
1646 struct ocrdma_reg_nsmr_cont *cmd;
1647
1648 cmd = ocrdma_init_emb_mqe(OCRDMA_CMD_REGISTER_NSMR_CONT, sizeof(*cmd));
1649 if (!cmd)
1650 return -ENOMEM;
1651 cmd->lrkey = hwmr->lkey;
1652 cmd->num_pbl_offset = (pbl_cnt << OCRDMA_REG_NSMR_CONT_NUM_PBL_SHIFT) |
1653 (pbl_offset & OCRDMA_REG_NSMR_CONT_PBL_SHIFT_MASK);
1654 cmd->last = last << OCRDMA_REG_NSMR_CONT_LAST_SHIFT;
1655
1656 for (i = 0; i < pbl_cnt; i++) {
1657 cmd->pbl[i].lo =
1658 (u32) (hwmr->pbl_table[i + pbl_offset].pa & 0xffffffff);
1659 cmd->pbl[i].hi =
1660 upper_32_bits(hwmr->pbl_table[i + pbl_offset].pa);
1661 }
1662 status = ocrdma_mbx_cmd(dev, (struct ocrdma_mqe *)cmd);
1663 if (status)
1664 goto mbx_err;
1665mbx_err:
1666 kfree(cmd);
1667 return status;
1668}
1669
1670int ocrdma_reg_mr(struct ocrdma_dev *dev,
1671 struct ocrdma_hw_mr *hwmr, u32 pdid, int acc)
1672{
1673 int status;
1674 u32 last = 0;
1675 u32 cur_pbl_cnt, pbl_offset;
1676 u32 pending_pbl_cnt = hwmr->num_pbls;
1677
1678 pbl_offset = 0;
1679 cur_pbl_cnt = min(pending_pbl_cnt, MAX_OCRDMA_NSMR_PBL);
1680 if (cur_pbl_cnt == pending_pbl_cnt)
1681 last = 1;
1682
1683 status = ocrdma_mbx_reg_mr(dev, hwmr, pdid,
1684 cur_pbl_cnt, hwmr->pbe_size, last);
1685 if (status) {
ef99c4c2 1686 pr_err("%s() status=%d\n", __func__, status);
fe2caefc
PP		 1687 return status;
1688 }
1689 /* if there is no more pbls to register then exit. */
1690 if (last)
1691 return 0;
1692
1693 while (!last) {
1694 pbl_offset += cur_pbl_cnt;
1695 pending_pbl_cnt -= cur_pbl_cnt;
1696 cur_pbl_cnt = min(pending_pbl_cnt, MAX_OCRDMA_NSMR_PBL);
1697 /* if we reach the end of the pbls, then need to set the last
1698 * bit, indicating no more pbls to register for this memory key.
1699 */
1700 if (cur_pbl_cnt == pending_pbl_cnt)
1701 last = 1;
1702
1703 status = ocrdma_mbx_reg_mr_cont(dev, hwmr, cur_pbl_cnt,
1704 pbl_offset, last);
1705 if (status)
1706 break;
1707 }
1708 if (status)
ef99c4c2 1709 pr_err("%s() err. status=%d\n", __func__, status);
fe2caefc
PP		 1710
1711 return status;
1712}
1713
1714bool ocrdma_is_qp_in_sq_flushlist(struct ocrdma_cq *cq, struct ocrdma_qp *qp)
1715{
1716 struct ocrdma_qp *tmp;
1717 bool found = false;
1718 list_for_each_entry(tmp, &cq->sq_head, sq_entry) {
1719 if (qp == tmp) {
1720 found = true;
1721 break;
1722 }
1723 }
1724 return found;
1725}
1726
1727bool ocrdma_is_qp_in_rq_flushlist(struct ocrdma_cq *cq, struct ocrdma_qp *qp)
1728{
1729 struct ocrdma_qp *tmp;
1730 bool found = false;
1731 list_for_each_entry(tmp, &cq->rq_head, rq_entry) {
1732 if (qp == tmp) {
1733 found = true;
1734 break;
1735 }
1736 }
1737 return found;
1738}
1739
1740void ocrdma_flush_qp(struct ocrdma_qp *qp)
1741{
1742 bool found;
1743 unsigned long flags;
1744
1745 spin_lock_irqsave(&qp->dev->flush_q_lock, flags);
1746 found = ocrdma_is_qp_in_sq_flushlist(qp->sq_cq, qp);
1747 if (!found)
1748 list_add_tail(&qp->sq_entry, &qp->sq_cq->sq_head);
1749 if (!qp->srq) {
1750 found = ocrdma_is_qp_in_rq_flushlist(qp->rq_cq, qp);
1751 if (!found)
1752 list_add_tail(&qp->rq_entry, &qp->rq_cq->rq_head);
1753 }
1754 spin_unlock_irqrestore(&qp->dev->flush_q_lock, flags);
1755}
1756
f11220ee
NG		 1757static void ocrdma_init_hwq_ptr(struct ocrdma_qp *qp)
1758{
1759 qp->sq.head = 0;
1760 qp->sq.tail = 0;
1761 qp->rq.head = 0;
1762 qp->rq.tail = 0;
1763}
1764
057729cb
NG		 1765int ocrdma_qp_state_change(struct ocrdma_qp *qp, enum ib_qp_state new_ib_state,
1766 enum ib_qp_state *old_ib_state)
fe2caefc
PP		 1767{
1768 unsigned long flags;
1769 int status = 0;
1770 enum ocrdma_qp_state new_state;
1771 new_state = get_ocrdma_qp_state(new_ib_state);
1772
1773 /* sync with wqe and rqe posting */
1774 spin_lock_irqsave(&qp->q_lock, flags);
1775
1776 if (old_ib_state)
1777 *old_ib_state = get_ibqp_state(qp->state);
1778 if (new_state == qp->state) {
1779 spin_unlock_irqrestore(&qp->q_lock, flags);
1780 return 1;
1781 }
1782
057729cb 1783
f11220ee
NG		 1784 if (new_state == OCRDMA_QPS_INIT) {
1785 ocrdma_init_hwq_ptr(qp);
1786 ocrdma_del_flush_qp(qp);
1787 } else if (new_state == OCRDMA_QPS_ERR) {
057729cb 1788 ocrdma_flush_qp(qp);
f11220ee 1789 }
057729cb
NG		 1790
1791 qp->state = new_state;
fe2caefc
PP		 1792
1793 spin_unlock_irqrestore(&qp->q_lock, flags);
1794 return status;
1795}
1796
1797static u32 ocrdma_set_create_qp_mbx_access_flags(struct ocrdma_qp *qp)
1798{
1799 u32 flags = 0;
1800 if (qp->cap_flags & OCRDMA_QP_INB_RD)
1801 flags |= OCRDMA_CREATE_QP_REQ_INB_RDEN_MASK;
1802 if (qp->cap_flags & OCRDMA_QP_INB_WR)
1803 flags |= OCRDMA_CREATE_QP_REQ_INB_WREN_MASK;
1804 if (qp->cap_flags & OCRDMA_QP_MW_BIND)
1805 flags |= OCRDMA_CREATE_QP_REQ_BIND_MEMWIN_MASK;
1806 if (qp->cap_flags & OCRDMA_QP_LKEY0)
1807 flags |= OCRDMA_CREATE_QP_REQ_ZERO_LKEYEN_MASK;
1808 if (qp->cap_flags & OCRDMA_QP_FAST_REG)
1809 flags |= OCRDMA_CREATE_QP_REQ_FMR_EN_MASK;
1810 return flags;
1811}
1812
1813static int ocrdma_set_create_qp_sq_cmd(struct ocrdma_create_qp_req *cmd,
1814 struct ib_qp_init_attr *attrs,
1815 struct ocrdma_qp *qp)
1816{
1817 int status;
1818 u32 len, hw_pages, hw_page_size;
1819 dma_addr_t pa;
1820 struct ocrdma_dev *dev = qp->dev;
1821 struct pci_dev *pdev = dev->nic_info.pdev;
1822 u32 max_wqe_allocated;
1823 u32 max_sges = attrs->cap.max_send_sge;
1824
43a6b402 1825 /* QP1 may exceed 127 */
6ebacdfc 1826 max_wqe_allocated = min_t(u32, attrs->cap.max_send_wr + 1,
43a6b402 1827 dev->attr.max_wqe);
fe2caefc
PP		 1828
1829 status = ocrdma_build_q_conf(&max_wqe_allocated,
1830 dev->attr.wqe_size, &hw_pages, &hw_page_size);
1831 if (status) {
ef99c4c2
NG		 1832 pr_err("%s() req. max_send_wr=0x%x\n", __func__,
1833 max_wqe_allocated);
fe2caefc
PP		 1834 return -EINVAL;
1835 }
1836 qp->sq.max_cnt = max_wqe_allocated;
1837 len = (hw_pages * hw_page_size);
1838
1839 qp->sq.va = dma_alloc_coherent(&pdev->dev, len, &pa, GFP_KERNEL);
1840 if (!qp->sq.va)
1841 return -EINVAL;
1842 memset(qp->sq.va, 0, len);
1843 qp->sq.len = len;
1844 qp->sq.pa = pa;
1845 qp->sq.entry_size = dev->attr.wqe_size;
1846 ocrdma_build_q_pages(&cmd->wq_addr[0], hw_pages, pa, hw_page_size);
1847
1848 cmd->type_pgsz_pdn |= (ilog2(hw_page_size / OCRDMA_MIN_Q_PAGE_SIZE)
1849 << OCRDMA_CREATE_QP_REQ_SQ_PAGE_SIZE_SHIFT);
1850 cmd->num_wq_rq_pages |= (hw_pages <<
1851 OCRDMA_CREATE_QP_REQ_NUM_WQ_PAGES_SHIFT) &
1852 OCRDMA_CREATE_QP_REQ_NUM_WQ_PAGES_MASK;
1853 cmd->max_sge_send_write |= (max_sges <<
1854 OCRDMA_CREATE_QP_REQ_MAX_SGE_SEND_SHIFT) &
1855 OCRDMA_CREATE_QP_REQ_MAX_SGE_SEND_MASK;
1856 cmd->max_sge_send_write |= (max_sges <<
1857 OCRDMA_CREATE_QP_REQ_MAX_SGE_WRITE_SHIFT) &
1858 OCRDMA_CREATE_QP_REQ_MAX_SGE_WRITE_MASK;
1859 cmd->max_wqe_rqe |= (ilog2(qp->sq.max_cnt) <<
1860 OCRDMA_CREATE_QP_REQ_MAX_WQE_SHIFT) &
1861 OCRDMA_CREATE_QP_REQ_MAX_WQE_MASK;
1862 cmd->wqe_rqe_size |= (dev->attr.wqe_size <<
1863 OCRDMA_CREATE_QP_REQ_WQE_SIZE_SHIFT) &
1864 OCRDMA_CREATE_QP_REQ_WQE_SIZE_MASK;
1865 return 0;
1866}
1867
1868static int ocrdma_set_create_qp_rq_cmd(struct ocrdma_create_qp_req *cmd,
1869 struct ib_qp_init_attr *attrs,
1870 struct ocrdma_qp *qp)
1871{
1872 int status;
1873 u32 len, hw_pages, hw_page_size;
1874 dma_addr_t pa = 0;
1875 struct ocrdma_dev *dev = qp->dev;
1876 struct pci_dev *pdev = dev->nic_info.pdev;
1877 u32 max_rqe_allocated = attrs->cap.max_recv_wr + 1;
1878
1879 status = ocrdma_build_q_conf(&max_rqe_allocated, dev->attr.rqe_size,
1880 &hw_pages, &hw_page_size);
1881 if (status) {
ef99c4c2
NG		 1882 pr_err("%s() req. max_recv_wr=0x%x\n", __func__,
1883 attrs->cap.max_recv_wr + 1);
fe2caefc
PP		 1884 return status;
1885 }
1886 qp->rq.max_cnt = max_rqe_allocated;
1887 len = (hw_pages * hw_page_size);
1888
1889 qp->rq.va = dma_alloc_coherent(&pdev->dev, len, &pa, GFP_KERNEL);
1890 if (!qp->rq.va)
c94e15c5 1891 return -ENOMEM;
fe2caefc
PP		 1892 memset(qp->rq.va, 0, len);
1893 qp->rq.pa = pa;
1894 qp->rq.len = len;
1895 qp->rq.entry_size = dev->attr.rqe_size;
1896
1897 ocrdma_build_q_pages(&cmd->rq_addr[0], hw_pages, pa, hw_page_size);
1898 cmd->type_pgsz_pdn |= (ilog2(hw_page_size / OCRDMA_MIN_Q_PAGE_SIZE) <<
1899 OCRDMA_CREATE_QP_REQ_RQ_PAGE_SIZE_SHIFT);
1900 cmd->num_wq_rq_pages |=
1901 (hw_pages << OCRDMA_CREATE_QP_REQ_NUM_RQ_PAGES_SHIFT) &
1902 OCRDMA_CREATE_QP_REQ_NUM_RQ_PAGES_MASK;
1903 cmd->max_sge_recv_flags |= (attrs->cap.max_recv_sge <<
1904 OCRDMA_CREATE_QP_REQ_MAX_SGE_RECV_SHIFT) &
1905 OCRDMA_CREATE_QP_REQ_MAX_SGE_RECV_MASK;
1906 cmd->max_wqe_rqe |= (ilog2(qp->rq.max_cnt) <<
1907 OCRDMA_CREATE_QP_REQ_MAX_RQE_SHIFT) &
1908 OCRDMA_CREATE_QP_REQ_MAX_RQE_MASK;
1909 cmd->wqe_rqe_size |= (dev->attr.rqe_size <<
1910 OCRDMA_CREATE_QP_REQ_RQE_SIZE_SHIFT) &
1911 OCRDMA_CREATE_QP_REQ_RQE_SIZE_MASK;
1912 return 0;
1913}
1914
1915static void ocrdma_set_create_qp_dpp_cmd(struct ocrdma_create_qp_req *cmd,
1916 struct ocrdma_pd *pd,
1917 struct ocrdma_qp *qp,
1918 u8 enable_dpp_cq, u16 dpp_cq_id)
1919{
1920 pd->num_dpp_qp--;
1921 qp->dpp_enabled = true;
1922 cmd->max_sge_recv_flags |= OCRDMA_CREATE_QP_REQ_ENABLE_DPP_MASK;
1923 if (!enable_dpp_cq)
1924 return;
1925 cmd->max_sge_recv_flags |= OCRDMA_CREATE_QP_REQ_ENABLE_DPP_MASK;
1926 cmd->dpp_credits_cqid = dpp_cq_id;
1927 cmd->dpp_credits_cqid |= OCRDMA_CREATE_QP_REQ_DPP_CREDIT_LIMIT <<
1928 OCRDMA_CREATE_QP_REQ_DPP_CREDIT_SHIFT;
1929}
1930
1931static int ocrdma_set_create_qp_ird_cmd(struct ocrdma_create_qp_req *cmd,
1932 struct ocrdma_qp *qp)
1933{
1934 struct ocrdma_dev *dev = qp->dev;
1935 struct pci_dev *pdev = dev->nic_info.pdev;
1936 dma_addr_t pa = 0;
1937 int ird_page_size = dev->attr.ird_page_size;
1938 int ird_q_len = dev->attr.num_ird_pages * ird_page_size;
43a6b402
NG		 1939 struct ocrdma_hdr_wqe *rqe;
1940 int i = 0;
fe2caefc
PP		 1941
1942 if (dev->attr.ird == 0)
1943 return 0;
1944
1945 qp->ird_q_va = dma_alloc_coherent(&pdev->dev, ird_q_len,
1946 &pa, GFP_KERNEL);
1947 if (!qp->ird_q_va)
1948 return -ENOMEM;
1949 memset(qp->ird_q_va, 0, ird_q_len);
1950 ocrdma_build_q_pages(&cmd->ird_addr[0], dev->attr.num_ird_pages,
1951 pa, ird_page_size);
43a6b402
NG		 1952 for (; i < ird_q_len / dev->attr.rqe_size; i++) {
1953 rqe = (struct ocrdma_hdr_wqe *)(qp->ird_q_va +
1954 (i * dev->attr.rqe_size));
1955 rqe->cw = 0;
1956 rqe->cw |= 2;
1957 rqe->cw |= (OCRDMA_TYPE_LKEY << OCRDMA_WQE_TYPE_SHIFT);
1958 rqe->cw |= (8 << OCRDMA_WQE_SIZE_SHIFT);
1959 rqe->cw |= (8 << OCRDMA_WQE_NXT_WQE_SIZE_SHIFT);
1960 }
fe2caefc
PP		 1961 return 0;
1962}
1963
1964static void ocrdma_get_create_qp_rsp(struct ocrdma_create_qp_rsp *rsp,
1965 struct ocrdma_qp *qp,
1966 struct ib_qp_init_attr *attrs,
1967 u16 *dpp_offset, u16 *dpp_credit_lmt)
1968{
1969 u32 max_wqe_allocated, max_rqe_allocated;
1970 qp->id = rsp->qp_id & OCRDMA_CREATE_QP_RSP_QP_ID_MASK;
1971 qp->rq.dbid = rsp->sq_rq_id & OCRDMA_CREATE_QP_RSP_RQ_ID_MASK;
1972 qp->sq.dbid = rsp->sq_rq_id >> OCRDMA_CREATE_QP_RSP_SQ_ID_SHIFT;
1973 qp->max_ird = rsp->max_ord_ird & OCRDMA_CREATE_QP_RSP_MAX_IRD_MASK;
1974 qp->max_ord = (rsp->max_ord_ird >> OCRDMA_CREATE_QP_RSP_MAX_ORD_SHIFT);
1975 qp->dpp_enabled = false;
1976 if (rsp->dpp_response & OCRDMA_CREATE_QP_RSP_DPP_ENABLED_MASK) {
1977 qp->dpp_enabled = true;
1978 *dpp_credit_lmt = (rsp->dpp_response &
1979 OCRDMA_CREATE_QP_RSP_DPP_CREDITS_MASK) >>
1980 OCRDMA_CREATE_QP_RSP_DPP_CREDITS_SHIFT;
1981 *dpp_offset = (rsp->dpp_response &
1982 OCRDMA_CREATE_QP_RSP_DPP_PAGE_OFFSET_MASK) >>
1983 OCRDMA_CREATE_QP_RSP_DPP_PAGE_OFFSET_SHIFT;
1984 }
1985 max_wqe_allocated =
1986 rsp->max_wqe_rqe >> OCRDMA_CREATE_QP_RSP_MAX_WQE_SHIFT;
1987 max_wqe_allocated = 1 << max_wqe_allocated;
1988 max_rqe_allocated = 1 << ((u16)rsp->max_wqe_rqe);
1989
fe2caefc
PP		 1990 qp->sq.max_cnt = max_wqe_allocated;
1991 qp->sq.max_wqe_idx = max_wqe_allocated - 1;
1992
1993 if (!attrs->srq) {
1994 qp->rq.max_cnt = max_rqe_allocated;
1995 qp->rq.max_wqe_idx = max_rqe_allocated - 1;
fe2caefc
PP		 1996 }
1997}
1998
1999int ocrdma_mbx_create_qp(struct ocrdma_qp *qp, struct ib_qp_init_attr *attrs,
2000 u8 enable_dpp_cq, u16 dpp_cq_id, u16 *dpp_offset,
2001 u16 *dpp_credit_lmt)
2002{
2003 int status = -ENOMEM;
2004 u32 flags = 0;
2005 struct ocrdma_dev *dev = qp->dev;
2006 struct ocrdma_pd *pd = qp->pd;
2007 struct pci_dev *pdev = dev->nic_info.pdev;
2008 struct ocrdma_cq *cq;
2009 struct ocrdma_create_qp_req *cmd;
2010 struct ocrdma_create_qp_rsp *rsp;
2011 int qptype;
2012
2013 switch (attrs->qp_type) {
2014 case IB_QPT_GSI:
2015 qptype = OCRDMA_QPT_GSI;
2016 break;
2017 case IB_QPT_RC:
2018 qptype = OCRDMA_QPT_RC;
2019 break;
2020 case IB_QPT_UD:
2021 qptype = OCRDMA_QPT_UD;
2022 break;
2023 default:
2024 return -EINVAL;
2b50176d 2025 }
fe2caefc
PP		 2026
2027 cmd = ocrdma_init_emb_mqe(OCRDMA_CMD_CREATE_QP, sizeof(*cmd));
2028 if (!cmd)
2029 return status;
2030 cmd->type_pgsz_pdn |= (qptype << OCRDMA_CREATE_QP_REQ_QPT_SHIFT) &
2031 OCRDMA_CREATE_QP_REQ_QPT_MASK;
2032 status = ocrdma_set_create_qp_sq_cmd(cmd, attrs, qp);
2033 if (status)
2034 goto sq_err;
2035
2036 if (attrs->srq) {
2037 struct ocrdma_srq *srq = get_ocrdma_srq(attrs->srq);
2038 cmd->max_sge_recv_flags |= OCRDMA_CREATE_QP_REQ_USE_SRQ_MASK;
2039 cmd->rq_addr[0].lo = srq->id;
2040 qp->srq = srq;
2041 } else {
2042 status = ocrdma_set_create_qp_rq_cmd(cmd, attrs, qp);
2043 if (status)
2044 goto rq_err;
2045 }
2046
2047 status = ocrdma_set_create_qp_ird_cmd(cmd, qp);
2048 if (status)
2049 goto mbx_err;
2050
2051 cmd->type_pgsz_pdn |= (pd->id << OCRDMA_CREATE_QP_REQ_PD_ID_SHIFT) &
2052 OCRDMA_CREATE_QP_REQ_PD_ID_MASK;
2053
2054 flags = ocrdma_set_create_qp_mbx_access_flags(qp);
2055
2056 cmd->max_sge_recv_flags |= flags;
2057 cmd->max_ord_ird |= (dev->attr.max_ord_per_qp <<
2058 OCRDMA_CREATE_QP_REQ_MAX_ORD_SHIFT) &
2059 OCRDMA_CREATE_QP_REQ_MAX_ORD_MASK;
2060 cmd->max_ord_ird |= (dev->attr.max_ird_per_qp <<
2061 OCRDMA_CREATE_QP_REQ_MAX_IRD_SHIFT) &
2062 OCRDMA_CREATE_QP_REQ_MAX_IRD_MASK;
2063 cq = get_ocrdma_cq(attrs->send_cq);
2064 cmd->wq_rq_cqid |= (cq->id << OCRDMA_CREATE_QP_REQ_WQ_CQID_SHIFT) &
2065 OCRDMA_CREATE_QP_REQ_WQ_CQID_MASK;
2066 qp->sq_cq = cq;
2067 cq = get_ocrdma_cq(attrs->recv_cq);
2068 cmd->wq_rq_cqid |= (cq->id << OCRDMA_CREATE_QP_REQ_RQ_CQID_SHIFT) &
2069 OCRDMA_CREATE_QP_REQ_RQ_CQID_MASK;
2070 qp->rq_cq = cq;
2071
1eebbb6e 2072 if (pd->dpp_enabled && pd->num_dpp_qp) {
fe2caefc
PP		 2073 ocrdma_set_create_qp_dpp_cmd(cmd, pd, qp, enable_dpp_cq,
2074 dpp_cq_id);
f99b1649 2075 }
fe2caefc
PP		 2076
2077 status = ocrdma_mbx_cmd(dev, (struct ocrdma_mqe *)cmd);
2078 if (status)
2079 goto mbx_err;
2080 rsp = (struct ocrdma_create_qp_rsp *)cmd;
2081 ocrdma_get_create_qp_rsp(rsp, qp, attrs, dpp_offset, dpp_credit_lmt);
2082 qp->state = OCRDMA_QPS_RST;
2083 kfree(cmd);
2084 return 0;
2085mbx_err:
2086 if (qp->rq.va)
2087 dma_free_coherent(&pdev->dev, qp->rq.len, qp->rq.va, qp->rq.pa);
2088rq_err:
ef99c4c2 2089 pr_err("%s(%d) rq_err\n", __func__, dev->id);
fe2caefc
PP		 2090 dma_free_coherent(&pdev->dev, qp->sq.len, qp->sq.va, qp->sq.pa);
2091sq_err:
ef99c4c2 2092 pr_err("%s(%d) sq_err\n", __func__, dev->id);
fe2caefc
PP		 2093 kfree(cmd);
2094 return status;
2095}
2096
2097int ocrdma_mbx_query_qp(struct ocrdma_dev *dev, struct ocrdma_qp *qp,
2098 struct ocrdma_qp_params *param)
2099{
2100 int status = -ENOMEM;
2101 struct ocrdma_query_qp *cmd;
2102 struct ocrdma_query_qp_rsp *rsp;
2103
2104 cmd = ocrdma_init_emb_mqe(OCRDMA_CMD_QUERY_QP, sizeof(*cmd));
2105 if (!cmd)
2106 return status;
2107 cmd->qp_id = qp->id;
2108 status = ocrdma_mbx_cmd(dev, (struct ocrdma_mqe *)cmd);
2109 if (status)
2110 goto mbx_err;
2111 rsp = (struct ocrdma_query_qp_rsp *)cmd;
2112 memcpy(param, &rsp->params, sizeof(struct ocrdma_qp_params));
2113mbx_err:
2114 kfree(cmd);
2115 return status;
2116}
2117
f99b1649 2118static int ocrdma_set_av_params(struct ocrdma_qp *qp,
fe2caefc
PP		 2119 struct ocrdma_modify_qp *cmd,
2120 struct ib_qp_attr *attrs)
2121{
f99b1649 2122 int status;
fe2caefc 2123 struct ib_ah_attr *ah_attr = &attrs->ah_attr;
9c58726b 2124 union ib_gid sgid, zgid;
fe2caefc
PP		 2125 u32 vlan_id;
2126 u8 mac_addr[6];
9c58726b 2127
fe2caefc 2128 if ((ah_attr->ah_flags & IB_AH_GRH) == 0)
f99b1649 2129 return -EINVAL;
fe2caefc
PP		 2130 cmd->params.tclass_sq_psn |=
2131 (ah_attr->grh.traffic_class << OCRDMA_QP_PARAMS_TCLASS_SHIFT);
2132 cmd->params.rnt_rc_sl_fl |=
2133 (ah_attr->grh.flow_label & OCRDMA_QP_PARAMS_FLOW_LABEL_MASK);
2b51a9b9 2134 cmd->params.rnt_rc_sl_fl |= (ah_attr->sl << OCRDMA_QP_PARAMS_SL_SHIFT);
fe2caefc
PP		 2135 cmd->params.hop_lmt_rq_psn |=
2136 (ah_attr->grh.hop_limit << OCRDMA_QP_PARAMS_HOP_LMT_SHIFT);
2137 cmd->flags |= OCRDMA_QP_PARA_FLOW_LBL_VALID;
2138 memcpy(&cmd->params.dgid[0], &ah_attr->grh.dgid.raw[0],
2139 sizeof(cmd->params.dgid));
f99b1649 2140 status = ocrdma_query_gid(&qp->dev->ibdev, 1,
fe2caefc 2141 ah_attr->grh.sgid_index, &sgid);
f99b1649
NG		 2142 if (status)
2143 return status;
9c58726b
NG		 2144
2145 memset(&zgid, 0, sizeof(zgid));
2146 if (!memcmp(&sgid, &zgid, sizeof(zgid)))
2147 return -EINVAL;
2148
fe2caefc
PP		 2149 qp->sgid_idx = ah_attr->grh.sgid_index;
2150 memcpy(&cmd->params.sgid[0], &sgid.raw[0], sizeof(cmd->params.sgid));
40aca6ff 2151 ocrdma_resolve_dmac(qp->dev, ah_attr, &mac_addr[0]);
fe2caefc
PP		 2152 cmd->params.dmac_b0_to_b3 = mac_addr[0] | (mac_addr[1] << 8) |
2153 (mac_addr[2] << 16) | (mac_addr[3] << 24);
2154 /* convert them to LE format. */
2155 ocrdma_cpu_to_le32(&cmd->params.dgid[0], sizeof(cmd->params.dgid));
2156 ocrdma_cpu_to_le32(&cmd->params.sgid[0], sizeof(cmd->params.sgid));
2157 cmd->params.vlan_dmac_b4_to_b5 = mac_addr[4] | (mac_addr[5] << 8);
40aca6ff 2158 vlan_id = ah_attr->vlan_id;
fe2caefc
PP		 2159 if (vlan_id && (vlan_id < 0x1000)) {
2160 cmd->params.vlan_dmac_b4_to_b5 |=
2161 vlan_id << OCRDMA_QP_PARAMS_VLAN_SHIFT;
2162 cmd->flags |= OCRDMA_QP_PARA_VLAN_EN_VALID;
2163 }
f99b1649 2164 return 0;
fe2caefc
PP		 2165}
2166
2167static int ocrdma_set_qp_params(struct ocrdma_qp *qp,
2168 struct ocrdma_modify_qp *cmd,
bc1b04ab 2169 struct ib_qp_attr *attrs, int attr_mask)
fe2caefc
PP		 2170{
2171 int status = 0;
fe2caefc
PP		 2172
2173 if (attr_mask & IB_QP_PKEY_INDEX) {
2174 cmd->params.path_mtu_pkey_indx |= (attrs->pkey_index &
2175 OCRDMA_QP_PARAMS_PKEY_INDEX_MASK);
2176 cmd->flags |= OCRDMA_QP_PARA_PKEY_VALID;
2177 }
2178 if (attr_mask & IB_QP_QKEY) {
2179 qp->qkey = attrs->qkey;
2180 cmd->params.qkey = attrs->qkey;
2181 cmd->flags |= OCRDMA_QP_PARA_QKEY_VALID;
2182 }
f99b1649
NG		 2183 if (attr_mask & IB_QP_AV) {
2184 status = ocrdma_set_av_params(qp, cmd, attrs);
2185 if (status)
2186 return status;
2187 } else if (qp->qp_type == IB_QPT_GSI || qp->qp_type == IB_QPT_UD) {
fe2caefc
PP		 2188 /* set the default mac address for UD, GSI QPs */
2189 cmd->params.dmac_b0_to_b3 = qp->dev->nic_info.mac_addr[0] |
2190 (qp->dev->nic_info.mac_addr[1] << 8) |
2191 (qp->dev->nic_info.mac_addr[2] << 16) |
2192 (qp->dev->nic_info.mac_addr[3] << 24);
2193 cmd->params.vlan_dmac_b4_to_b5 = qp->dev->nic_info.mac_addr[4] |
2194 (qp->dev->nic_info.mac_addr[5] << 8);
2195 }
2196 if ((attr_mask & IB_QP_EN_SQD_ASYNC_NOTIFY) &&
2197 attrs->en_sqd_async_notify) {
2198 cmd->params.max_sge_recv_flags |=
2199 OCRDMA_QP_PARAMS_FLAGS_SQD_ASYNC;
2200 cmd->flags |= OCRDMA_QP_PARA_DST_QPN_VALID;
2201 }
2202 if (attr_mask & IB_QP_DEST_QPN) {
2203 cmd->params.ack_to_rnr_rtc_dest_qpn |= (attrs->dest_qp_num &
2204 OCRDMA_QP_PARAMS_DEST_QPN_MASK);
2205 cmd->flags |= OCRDMA_QP_PARA_DST_QPN_VALID;
2206 }
2207 if (attr_mask & IB_QP_PATH_MTU) {
d3cb6c0b
NG		 2208 if (attrs->path_mtu < IB_MTU_256 ||
2209 attrs->path_mtu > IB_MTU_4096) {
fe2caefc
PP		 2210 status = -EINVAL;
2211 goto pmtu_err;
2212 }
2213 cmd->params.path_mtu_pkey_indx |=
2214 (ib_mtu_enum_to_int(attrs->path_mtu) <<
2215 OCRDMA_QP_PARAMS_PATH_MTU_SHIFT) &
2216 OCRDMA_QP_PARAMS_PATH_MTU_MASK;
2217 cmd->flags |= OCRDMA_QP_PARA_PMTU_VALID;
2218 }
2219 if (attr_mask & IB_QP_TIMEOUT) {
2220 cmd->params.ack_to_rnr_rtc_dest_qpn |= attrs->timeout <<
2221 OCRDMA_QP_PARAMS_ACK_TIMEOUT_SHIFT;
2222 cmd->flags |= OCRDMA_QP_PARA_ACK_TO_VALID;
2223 }
2224 if (attr_mask & IB_QP_RETRY_CNT) {
2225 cmd->params.rnt_rc_sl_fl |= (attrs->retry_cnt <<
2226 OCRDMA_QP_PARAMS_RETRY_CNT_SHIFT) &
2227 OCRDMA_QP_PARAMS_RETRY_CNT_MASK;
2228 cmd->flags |= OCRDMA_QP_PARA_RETRY_CNT_VALID;
2229 }
2230 if (attr_mask & IB_QP_MIN_RNR_TIMER) {
2231 cmd->params.rnt_rc_sl_fl |= (attrs->min_rnr_timer <<
2232 OCRDMA_QP_PARAMS_RNR_NAK_TIMER_SHIFT) &
2233 OCRDMA_QP_PARAMS_RNR_NAK_TIMER_MASK;
2234 cmd->flags |= OCRDMA_QP_PARA_RNT_VALID;
2235 }
2236 if (attr_mask & IB_QP_RNR_RETRY) {
2237 cmd->params.ack_to_rnr_rtc_dest_qpn |= (attrs->rnr_retry <<
2238 OCRDMA_QP_PARAMS_RNR_RETRY_CNT_SHIFT)
2239 & OCRDMA_QP_PARAMS_RNR_RETRY_CNT_MASK;
2240 cmd->flags |= OCRDMA_QP_PARA_RRC_VALID;
2241 }
2242 if (attr_mask & IB_QP_SQ_PSN) {
2243 cmd->params.tclass_sq_psn |= (attrs->sq_psn & 0x00ffffff);
2244 cmd->flags |= OCRDMA_QP_PARA_SQPSN_VALID;
2245 }
2246 if (attr_mask & IB_QP_RQ_PSN) {
2247 cmd->params.hop_lmt_rq_psn |= (attrs->rq_psn & 0x00ffffff);
2248 cmd->flags |= OCRDMA_QP_PARA_RQPSN_VALID;
2249 }
2250 if (attr_mask & IB_QP_MAX_QP_RD_ATOMIC) {
2251 if (attrs->max_rd_atomic > qp->dev->attr.max_ord_per_qp) {
2252 status = -EINVAL;
2253 goto pmtu_err;
2254 }
2255 qp->max_ord = attrs->max_rd_atomic;
2256 cmd->flags |= OCRDMA_QP_PARA_MAX_ORD_VALID;
2257 }
2258 if (attr_mask & IB_QP_MAX_DEST_RD_ATOMIC) {
2259 if (attrs->max_dest_rd_atomic > qp->dev->attr.max_ird_per_qp) {
2260 status = -EINVAL;
2261 goto pmtu_err;
2262 }
2263 qp->max_ird = attrs->max_dest_rd_atomic;
2264 cmd->flags |= OCRDMA_QP_PARA_MAX_IRD_VALID;
2265 }
2266 cmd->params.max_ord_ird = (qp->max_ord <<
2267 OCRDMA_QP_PARAMS_MAX_ORD_SHIFT) |
2268 (qp->max_ird & OCRDMA_QP_PARAMS_MAX_IRD_MASK);
2269pmtu_err:
2270 return status;
2271}
2272
2273int ocrdma_mbx_modify_qp(struct ocrdma_dev *dev, struct ocrdma_qp *qp,
bc1b04ab 2274 struct ib_qp_attr *attrs, int attr_mask)
fe2caefc
PP		 2275{
2276 int status = -ENOMEM;
2277 struct ocrdma_modify_qp *cmd;
fe2caefc
PP		 2278
2279 cmd = ocrdma_init_emb_mqe(OCRDMA_CMD_MODIFY_QP, sizeof(*cmd));
2280 if (!cmd)
2281 return status;
2282
2283 cmd->params.id = qp->id;
2284 cmd->flags = 0;
2285 if (attr_mask & IB_QP_STATE) {
2286 cmd->params.max_sge_recv_flags |=
2287 (get_ocrdma_qp_state(attrs->qp_state) <<
2288 OCRDMA_QP_PARAMS_STATE_SHIFT) &
2289 OCRDMA_QP_PARAMS_STATE_MASK;
2290 cmd->flags |= OCRDMA_QP_PARA_QPS_VALID;
f99b1649 2291 } else {
fe2caefc
PP		 2292 cmd->params.max_sge_recv_flags |=
2293 (qp->state << OCRDMA_QP_PARAMS_STATE_SHIFT) &
2294 OCRDMA_QP_PARAMS_STATE_MASK;
f99b1649
NG		 2295 }
2296
bc1b04ab 2297 status = ocrdma_set_qp_params(qp, cmd, attrs, attr_mask);
fe2caefc
PP		 2298 if (status)
2299 goto mbx_err;
2300 status = ocrdma_mbx_cmd(dev, (struct ocrdma_mqe *)cmd);
2301 if (status)
2302 goto mbx_err;
c592c423 2303
fe2caefc
PP		 2304mbx_err:
2305 kfree(cmd);
2306 return status;
2307}
2308
2309int ocrdma_mbx_destroy_qp(struct ocrdma_dev *dev, struct ocrdma_qp *qp)
2310{
2311 int status = -ENOMEM;
2312 struct ocrdma_destroy_qp *cmd;
fe2caefc
PP		 2313 struct pci_dev *pdev = dev->nic_info.pdev;
2314
2315 cmd = ocrdma_init_emb_mqe(OCRDMA_CMD_DELETE_QP, sizeof(*cmd));
2316 if (!cmd)
2317 return status;
2318 cmd->qp_id = qp->id;
2319 status = ocrdma_mbx_cmd(dev, (struct ocrdma_mqe *)cmd);
2320 if (status)
2321 goto mbx_err;
c592c423 2322
fe2caefc
PP		 2323mbx_err:
2324 kfree(cmd);
2325 if (qp->sq.va)
2326 dma_free_coherent(&pdev->dev, qp->sq.len, qp->sq.va, qp->sq.pa);
2327 if (!qp->srq && qp->rq.va)
2328 dma_free_coherent(&pdev->dev, qp->rq.len, qp->rq.va, qp->rq.pa);
2329 if (qp->dpp_enabled)
2330 qp->pd->num_dpp_qp++;
2331 return status;
2332}
2333
1afc0454 2334int ocrdma_mbx_create_srq(struct ocrdma_dev *dev, struct ocrdma_srq *srq,
fe2caefc
PP		 2335 struct ib_srq_init_attr *srq_attr,
2336 struct ocrdma_pd *pd)
2337{
2338 int status = -ENOMEM;
2339 int hw_pages, hw_page_size;
2340 int len;
2341 struct ocrdma_create_srq_rsp *rsp;
2342 struct ocrdma_create_srq *cmd;
2343 dma_addr_t pa;
fe2caefc
PP		 2344 struct pci_dev *pdev = dev->nic_info.pdev;
2345 u32 max_rqe_allocated;
2346
2347 cmd = ocrdma_init_emb_mqe(OCRDMA_CMD_CREATE_SRQ, sizeof(*cmd));
2348 if (!cmd)
2349 return status;
2350
2351 cmd->pgsz_pdid = pd->id & OCRDMA_CREATE_SRQ_PD_ID_MASK;
2352 max_rqe_allocated = srq_attr->attr.max_wr + 1;
2353 status = ocrdma_build_q_conf(&max_rqe_allocated,
2354 dev->attr.rqe_size,
2355 &hw_pages, &hw_page_size);
2356 if (status) {
ef99c4c2
NG		 2357 pr_err("%s() req. max_wr=0x%x\n", __func__,
2358 srq_attr->attr.max_wr);
fe2caefc
PP		 2359 status = -EINVAL;
2360 goto ret;
2361 }
2362 len = hw_pages * hw_page_size;
2363 srq->rq.va = dma_alloc_coherent(&pdev->dev, len, &pa, GFP_KERNEL);
2364 if (!srq->rq.va) {
2365 status = -ENOMEM;
2366 goto ret;
2367 }
2368 ocrdma_build_q_pages(&cmd->rq_addr[0], hw_pages, pa, hw_page_size);
2369
2370 srq->rq.entry_size = dev->attr.rqe_size;
2371 srq->rq.pa = pa;
2372 srq->rq.len = len;
2373 srq->rq.max_cnt = max_rqe_allocated;
2374
2375 cmd->max_sge_rqe = ilog2(max_rqe_allocated);
2376 cmd->max_sge_rqe |= srq_attr->attr.max_sge <<
2377 OCRDMA_CREATE_SRQ_MAX_SGE_RECV_SHIFT;
2378
2379 cmd->pgsz_pdid |= (ilog2(hw_page_size / OCRDMA_MIN_Q_PAGE_SIZE)
2380 << OCRDMA_CREATE_SRQ_PG_SZ_SHIFT);
2381 cmd->pages_rqe_sz |= (dev->attr.rqe_size
2382 << OCRDMA_CREATE_SRQ_RQE_SIZE_SHIFT)
2383 & OCRDMA_CREATE_SRQ_RQE_SIZE_MASK;
2384 cmd->pages_rqe_sz |= hw_pages << OCRDMA_CREATE_SRQ_NUM_RQ_PAGES_SHIFT;
2385
2386 status = ocrdma_mbx_cmd(dev, (struct ocrdma_mqe *)cmd);
2387 if (status)
2388 goto mbx_err;
2389 rsp = (struct ocrdma_create_srq_rsp *)cmd;
2390 srq->id = rsp->id;
2391 srq->rq.dbid = rsp->id;
2392 max_rqe_allocated = ((rsp->max_sge_rqe_allocated &
2393 OCRDMA_CREATE_SRQ_RSP_MAX_RQE_ALLOCATED_MASK) >>
2394 OCRDMA_CREATE_SRQ_RSP_MAX_RQE_ALLOCATED_SHIFT);
2395 max_rqe_allocated = (1 << max_rqe_allocated);
2396 srq->rq.max_cnt = max_rqe_allocated;
2397 srq->rq.max_wqe_idx = max_rqe_allocated - 1;
2398 srq->rq.max_sges = (rsp->max_sge_rqe_allocated &
2399 OCRDMA_CREATE_SRQ_RSP_MAX_SGE_RECV_ALLOCATED_MASK) >>
2400 OCRDMA_CREATE_SRQ_RSP_MAX_SGE_RECV_ALLOCATED_SHIFT;
2401 goto ret;
2402mbx_err:
2403 dma_free_coherent(&pdev->dev, srq->rq.len, srq->rq.va, pa);
2404ret:
2405 kfree(cmd);
2406 return status;
2407}
2408
2409int ocrdma_mbx_modify_srq(struct ocrdma_srq *srq, struct ib_srq_attr *srq_attr)
2410{
2411 int status = -ENOMEM;
2412 struct ocrdma_modify_srq *cmd;
f11220ee
NG		 2413 struct ocrdma_pd *pd = srq->pd;
2414 struct ocrdma_dev *dev = get_ocrdma_dev(pd->ibpd.device);
1afc0454 2415
d7e19c0a 2416 cmd = ocrdma_init_emb_mqe(OCRDMA_CMD_MODIFY_SRQ, sizeof(*cmd));
fe2caefc
PP		 2417 if (!cmd)
2418 return status;
2419 cmd->id = srq->id;
2420 cmd->limit_max_rqe |= srq_attr->srq_limit <<
2421 OCRDMA_MODIFY_SRQ_LIMIT_SHIFT;
1afc0454 2422 status = ocrdma_mbx_cmd(dev, (struct ocrdma_mqe *)cmd);
fe2caefc
PP		 2423 kfree(cmd);
2424 return status;
2425}
2426
2427int ocrdma_mbx_query_srq(struct ocrdma_srq *srq, struct ib_srq_attr *srq_attr)
2428{
2429 int status = -ENOMEM;
2430 struct ocrdma_query_srq *cmd;
1afc0454
NG		 2431 struct ocrdma_dev *dev = get_ocrdma_dev(srq->ibsrq.device);
2432
d7e19c0a 2433 cmd = ocrdma_init_emb_mqe(OCRDMA_CMD_QUERY_SRQ, sizeof(*cmd));
fe2caefc
PP		 2434 if (!cmd)
2435 return status;
2436 cmd->id = srq->rq.dbid;
1afc0454 2437 status = ocrdma_mbx_cmd(dev, (struct ocrdma_mqe *)cmd);
fe2caefc
PP		 2438 if (status == 0) {
2439 struct ocrdma_query_srq_rsp *rsp =
2440 (struct ocrdma_query_srq_rsp *)cmd;
2441 srq_attr->max_sge =
2442 rsp->srq_lmt_max_sge &
2443 OCRDMA_QUERY_SRQ_RSP_MAX_SGE_RECV_MASK;
2444 srq_attr->max_wr =
2445 rsp->max_rqe_pdid >> OCRDMA_QUERY_SRQ_RSP_MAX_RQE_SHIFT;
2446 srq_attr->srq_limit = rsp->srq_lmt_max_sge >>
2447 OCRDMA_QUERY_SRQ_RSP_SRQ_LIMIT_SHIFT;
2448 }
2449 kfree(cmd);
2450 return status;
2451}
2452
2453int ocrdma_mbx_destroy_srq(struct ocrdma_dev *dev, struct ocrdma_srq *srq)
2454{
2455 int status = -ENOMEM;
2456 struct ocrdma_destroy_srq *cmd;
2457 struct pci_dev *pdev = dev->nic_info.pdev;
2458 cmd = ocrdma_init_emb_mqe(OCRDMA_CMD_DELETE_SRQ, sizeof(*cmd));
2459 if (!cmd)
2460 return status;
2461 cmd->id = srq->id;
1afc0454 2462 status = ocrdma_mbx_cmd(dev, (struct ocrdma_mqe *)cmd);
fe2caefc
PP		 2463 if (srq->rq.va)
2464 dma_free_coherent(&pdev->dev, srq->rq.len,
2465 srq->rq.va, srq->rq.pa);
2466 kfree(cmd);
2467 return status;
2468}
2469
2470int ocrdma_alloc_av(struct ocrdma_dev *dev, struct ocrdma_ah *ah)
2471{
2472 int i;
2473 int status = -EINVAL;
2474 struct ocrdma_av *av;
2475 unsigned long flags;
2476
2477 av = dev->av_tbl.va;
2478 spin_lock_irqsave(&dev->av_tbl.lock, flags);
2479 for (i = 0; i < dev->av_tbl.num_ah; i++) {
2480 if (av->valid == 0) {
2481 av->valid = OCRDMA_AV_VALID;
2482 ah->av = av;
2483 ah->id = i;
2484 status = 0;
2485 break;
2486 }
2487 av++;
2488 }
2489 if (i == dev->av_tbl.num_ah)
2490 status = -EAGAIN;
2491 spin_unlock_irqrestore(&dev->av_tbl.lock, flags);
2492 return status;
2493}
2494
2495int ocrdma_free_av(struct ocrdma_dev *dev, struct ocrdma_ah *ah)
2496{
2497 unsigned long flags;
2498 spin_lock_irqsave(&dev->av_tbl.lock, flags);
2499 ah->av->valid = 0;
2500 spin_unlock_irqrestore(&dev->av_tbl.lock, flags);
2501 return 0;
2502}
2503
c88bd03f 2504static int ocrdma_create_eqs(struct ocrdma_dev *dev)
fe2caefc 2505{
da496438 2506 int num_eq, i, status = 0;
fe2caefc
PP		 2507 int irq;
2508 unsigned long flags = 0;
2509
2510 num_eq = dev->nic_info.msix.num_vectors -
2511 dev->nic_info.msix.start_vector;
2512 if (dev->nic_info.intr_mode == BE_INTERRUPT_MODE_INTX) {
2513 num_eq = 1;
2514 flags = IRQF_SHARED;
f99b1649 2515 } else {
fe2caefc 2516 num_eq = min_t(u32, num_eq, num_online_cpus());
f99b1649
NG		 2517 }
2518
c88bd03f
NG		 2519 if (!num_eq)
2520 return -EINVAL;
2521
2522 dev->eq_tbl = kzalloc(sizeof(struct ocrdma_eq) * num_eq, GFP_KERNEL);
2523 if (!dev->eq_tbl)
fe2caefc
PP		 2524 return -ENOMEM;
2525
2526 for (i = 0; i < num_eq; i++) {
c88bd03f 2527 status = ocrdma_create_eq(dev, &dev->eq_tbl[i],
fe2caefc
PP		 2528 OCRDMA_EQ_LEN);
2529 if (status) {
2530 status = -EINVAL;
2531 break;
2532 }
c88bd03f 2533 sprintf(dev->eq_tbl[i].irq_name, "ocrdma%d-%d",
fe2caefc 2534 dev->id, i);
c88bd03f 2535 irq = ocrdma_get_irq(dev, &dev->eq_tbl[i]);
fe2caefc 2536 status = request_irq(irq, ocrdma_irq_handler, flags,
c88bd03f
NG		 2537 dev->eq_tbl[i].irq_name,
2538 &dev->eq_tbl[i]);
2539 if (status)
2540 goto done;
fe2caefc
PP		 2541 dev->eq_cnt += 1;
2542 }
2543 /* one eq is sufficient for data path to work */
c88bd03f
NG		 2544 return 0;
2545done:
2546 ocrdma_destroy_eqs(dev);
fe2caefc
PP		 2547 return status;
2548}
2549
2550int ocrdma_init_hw(struct ocrdma_dev *dev)
2551{
2552 int status;
c88bd03f
NG		 2553
2554 /* create the eqs */
2555 status = ocrdma_create_eqs(dev);
fe2caefc
PP		 2556 if (status)
2557 goto qpeq_err;
2558 status = ocrdma_create_mq(dev);
2559 if (status)
2560 goto mq_err;
2561 status = ocrdma_mbx_query_fw_config(dev);
2562 if (status)
2563 goto conf_err;
2564 status = ocrdma_mbx_query_dev(dev);
2565 if (status)
2566 goto conf_err;
2567 status = ocrdma_mbx_query_fw_ver(dev);
2568 if (status)
2569 goto conf_err;
2570 status = ocrdma_mbx_create_ah_tbl(dev);
2571 if (status)
2572 goto conf_err;
2573 return 0;
2574
2575conf_err:
2576 ocrdma_destroy_mq(dev);
2577mq_err:
c88bd03f 2578 ocrdma_destroy_eqs(dev);
fe2caefc 2579qpeq_err:
ef99c4c2 2580 pr_err("%s() status=%d\n", __func__, status);
fe2caefc
PP		 2581 return status;
2582}
2583
2584void ocrdma_cleanup_hw(struct ocrdma_dev *dev)
2585{
2586 ocrdma_mbx_delete_ah_tbl(dev);
2587
c88bd03f
NG		 2588 /* cleanup the eqs */
2589 ocrdma_destroy_eqs(dev);
fe2caefc
PP		 2590
2591 /* cleanup the control path */
2592 ocrdma_destroy_mq(dev);
fe2caefc 2593}
Linux kernel - Deliverables
This page took 0.295944 seconds and 5 git commands to generate.