Merge branch 'fixes' of git://ftp.arm.linux.org.uk/~rmk/linux-arm
[deliverable/linux.git] / drivers / iommu / Kconfig
CommitLineData
ab493a0f
OBC
1# IOMMU_API always gets selected by whoever wants it.
2config IOMMU_API
3 bool
b10f127e 4
68255b62
JR
5menuconfig IOMMU_SUPPORT
6 bool "IOMMU Hardware Support"
e5144c93 7 depends on MMU
68255b62
JR
8 default y
9 ---help---
10 Say Y here if you want to compile device drivers for IO Memory
11 Management Units into the kernel. These devices usually allow to
12 remap DMA requests and/or remap interrupts from other devices on the
13 system.
14
15if IOMMU_SUPPORT
16
fdb1d7be
WD
17menu "Generic IOMMU Pagetable Support"
18
19# Selected by the actual pagetable implementations
20config IOMMU_IO_PGTABLE
21 bool
22
e1d3c0fd
WD
23config IOMMU_IO_PGTABLE_LPAE
24 bool "ARMv7/v8 Long Descriptor Format"
25 select IOMMU_IO_PGTABLE
26 help
27 Enable support for the ARM long descriptor pagetable format.
28 This allocator supports 4K/2M/1G, 16K/32M and 64K/512M page
29 sizes at both stage-1 and stage-2, as well as address spaces
30 up to 48-bits in size.
31
fe4b991d
WD
32config IOMMU_IO_PGTABLE_LPAE_SELFTEST
33 bool "LPAE selftests"
34 depends on IOMMU_IO_PGTABLE_LPAE
35 help
36 Enable self-tests for LPAE page table allocator. This performs
37 a series of page-table consistency checks during boot.
38
39 If unsure, say N here.
40
fdb1d7be
WD
41endmenu
42
114150d8
RM
43config IOMMU_IOVA
44 bool
45
4e0ee78f
HD
46config OF_IOMMU
47 def_bool y
7eba1d51 48 depends on OF && IOMMU_API
4e0ee78f 49
695093e3
VS
50config FSL_PAMU
51 bool "Freescale IOMMU support"
477ab7a1
JR
52 depends on PPC32
53 depends on PPC_E500MC || COMPILE_TEST
695093e3
VS
54 select IOMMU_API
55 select GENERIC_ALLOCATOR
56 help
57 Freescale PAMU support. PAMU is the IOMMU present on Freescale QorIQ platforms.
58 PAMU can authorize memory access, remap the memory address, and remap I/O
59 transaction types.
60
b10f127e
OBC
61# MSM IOMMU support
62config MSM_IOMMU
63 bool "MSM IOMMU Support"
477ab7a1
JR
64 depends on ARM
65 depends on ARCH_MSM8X60 || ARCH_MSM8960 || COMPILE_TEST
b10f127e
OBC
66 select IOMMU_API
67 help
68 Support for the IOMMUs found on certain Qualcomm SOCs.
69 These IOMMUs allow virtualization of the address space used by most
70 cores within the multimedia subsystem.
71
72 If unsure, say N here.
73
74config IOMMU_PGTABLES_L2
75 def_bool y
76 depends on MSM_IOMMU && MMU && SMP && CPU_DCACHE_DISABLE=n
29b68415
OBC
77
78# AMD IOMMU support
79config AMD_IOMMU
80 bool "AMD IOMMU support"
81 select SWIOTLB
82 select PCI_MSI
52815b75
JR
83 select PCI_ATS
84 select PCI_PRI
85 select PCI_PASID
29b68415 86 select IOMMU_API
0dbc6078 87 depends on X86_64 && PCI && ACPI
29b68415
OBC
88 ---help---
89 With this option you can enable support for AMD IOMMU hardware in
90 your system. An IOMMU is a hardware component which provides
91 remapping of DMA memory accesses from devices. With an AMD IOMMU you
59bf8964 92 can isolate the DMA memory of different devices and protect the
29b68415
OBC
93 system from misbehaving device drivers or hardware.
94
95 You can find out if your system has an AMD IOMMU if you look into
96 your BIOS for an option to enable it or if you have an IVRS ACPI
97 table.
98
99config AMD_IOMMU_STATS
100 bool "Export AMD IOMMU statistics to debugfs"
101 depends on AMD_IOMMU
102 select DEBUG_FS
103 ---help---
104 This option enables code in the AMD IOMMU driver to collect various
105 statistics about whats happening in the driver and exports that
106 information to userspace via debugfs.
107 If unsure, say N.
166e9278 108
e3c495c7 109config AMD_IOMMU_V2
a446e219 110 tristate "AMD IOMMU Version 2 driver"
e5cac32c 111 depends on AMD_IOMMU
8736b2c3 112 select MMU_NOTIFIER
e3c495c7
JR
113 ---help---
114 This option enables support for the AMD IOMMUv2 features of the IOMMU
115 hardware. Select this option if you want to use devices that support
59bf8964 116 the PCI PRI and PASID interface.
e3c495c7 117
166e9278 118# Intel IOMMU support
d3f13810
SS
119config DMAR_TABLE
120 bool
121
122config INTEL_IOMMU
123 bool "Support for Intel IOMMU using DMA Remapping Devices"
166e9278
OBC
124 depends on PCI_MSI && ACPI && (X86 || IA64_GENERIC)
125 select IOMMU_API
114150d8 126 select IOMMU_IOVA
d3f13810 127 select DMAR_TABLE
166e9278
OBC
128 help
129 DMA remapping (DMAR) devices support enables independent address
130 translations for Direct Memory Access (DMA) from devices.
131 These DMA remapping devices are reported via ACPI tables
132 and include PCI device scope covered by these DMA
133 remapping devices.
134
d3f13810 135config INTEL_IOMMU_DEFAULT_ON
166e9278 136 def_bool y
d3f13810
SS
137 prompt "Enable Intel DMA Remapping Devices by default"
138 depends on INTEL_IOMMU
166e9278
OBC
139 help
140 Selecting this option will enable a DMAR device at boot time if
141 one is found. If this option is not selected, DMAR support can
142 be enabled by passing intel_iommu=on to the kernel.
143
d3f13810 144config INTEL_IOMMU_BROKEN_GFX_WA
166e9278 145 bool "Workaround broken graphics drivers (going away soon)"
d3f13810 146 depends on INTEL_IOMMU && BROKEN && X86
166e9278
OBC
147 ---help---
148 Current Graphics drivers tend to use physical address
149 for DMA and avoid using DMA APIs. Setting this config
150 option permits the IOMMU driver to set a unity map for
151 all the OS-visible memory. Hence the driver can continue
152 to use physical addresses for DMA, at least until this
153 option is removed in the 2.6.32 kernel.
154
d3f13810 155config INTEL_IOMMU_FLOPPY_WA
166e9278 156 def_bool y
d3f13810 157 depends on INTEL_IOMMU && X86
166e9278
OBC
158 ---help---
159 Floppy disk drivers are known to bypass DMA API calls
160 thereby failing to work when IOMMU is enabled. This
161 workaround will setup a 1:1 mapping for the first
162 16MiB to make floppy (an ISA device) work.
163
d3f13810 164config IRQ_REMAP
a446e219
KC
165 bool "Support for Interrupt Remapping"
166 depends on X86_64 && X86_IO_APIC && PCI_MSI && ACPI
d3f13810 167 select DMAR_TABLE
166e9278
OBC
168 ---help---
169 Supports Interrupt remapping for IO-APIC and MSI devices.
170 To use x2apic mode in the CPU's which support x2APIC enhancements or
171 to support platforms with CPU's having > 8 bit APIC ID, say Y.
68255b62 172
fcf3a6ef
OBC
173# OMAP IOMMU support
174config OMAP_IOMMU
175 bool "OMAP IOMMU Support"
477ab7a1
JR
176 depends on ARM && MMU
177 depends on ARCH_OMAP2PLUS || COMPILE_TEST
fcf3a6ef
OBC
178 select IOMMU_API
179
fcf3a6ef 180config OMAP_IOMMU_DEBUG
61c75352
SA
181 bool "Export OMAP IOMMU internals in DebugFS"
182 depends on OMAP_IOMMU && DEBUG_FS
183 ---help---
184 Select this to see extensive information about
185 the internal state of OMAP IOMMU in debugfs.
fcf3a6ef 186
61c75352 187 Say N unless you know you need this.
fcf3a6ef 188
c68a2921
DK
189config ROCKCHIP_IOMMU
190 bool "Rockchip IOMMU Support"
11175886
JR
191 depends on ARM
192 depends on ARCH_ROCKCHIP || COMPILE_TEST
c68a2921
DK
193 select IOMMU_API
194 select ARM_DMA_USE_IOMMU
195 help
196 Support for IOMMUs found on Rockchip rk32xx SOCs.
197 These IOMMUs allow virtualization of the address space used by most
198 cores within the multimedia subsystem.
199 Say Y here if you are using a Rockchip SoC that includes an IOMMU
200 device.
fcf3a6ef 201
d53e54b4
HD
202config TEGRA_IOMMU_GART
203 bool "Tegra GART IOMMU Support"
204 depends on ARCH_TEGRA_2x_SOC
205 select IOMMU_API
206 help
207 Enables support for remapping discontiguous physical memory
208 shared with the operating system into contiguous I/O virtual
209 space through the GART (Graphics Address Relocation Table)
210 hardware included on Tegra SoCs.
211
7a31f6f4 212config TEGRA_IOMMU_SMMU
89184651
TR
213 bool "NVIDIA Tegra SMMU Support"
214 depends on ARCH_TEGRA
215 depends on TEGRA_AHB
216 depends on TEGRA_MC
7a31f6f4
HD
217 select IOMMU_API
218 help
89184651
TR
219 This driver supports the IOMMU hardware (SMMU) found on NVIDIA Tegra
220 SoCs (Tegra30 up to Tegra124).
7a31f6f4 221
2a96536e
KC
222config EXYNOS_IOMMU
223 bool "Exynos IOMMU Support"
e5144c93 224 depends on ARCH_EXYNOS && ARM && MMU
2a96536e 225 select IOMMU_API
4802c1d0 226 select ARM_DMA_USE_IOMMU
2a96536e 227 help
5455d700
SK
228 Support for the IOMMU (System MMU) of Samsung Exynos application
229 processor family. This enables H/W multimedia accelerators to see
230 non-linear physical memory chunks as linear memory in their
231 address space.
2a96536e
KC
232
233 If unsure, say N here.
234
235config EXYNOS_IOMMU_DEBUG
236 bool "Debugging log for Exynos IOMMU"
237 depends on EXYNOS_IOMMU
238 help
239 Select this to see the detailed log message that shows what
5455d700 240 happens in the IOMMU driver.
2a96536e 241
5455d700 242 Say N unless you need kernel log message for IOMMU debugging.
2a96536e 243
c2c460f7
HE
244config SHMOBILE_IPMMU
245 bool
246
247config SHMOBILE_IPMMU_TLB
248 bool
249
250config SHMOBILE_IOMMU
251 bool "IOMMU for Renesas IPMMU/IPMMUI"
252 default n
e5144c93 253 depends on ARM && MMU
b8354439 254 depends on ARCH_SHMOBILE || COMPILE_TEST
c2c460f7
HE
255 select IOMMU_API
256 select ARM_DMA_USE_IOMMU
257 select SHMOBILE_IPMMU
258 select SHMOBILE_IPMMU_TLB
259 help
260 Support for Renesas IPMMU/IPMMUI. This option enables
261 remapping of DMA memory accesses from all of the IP blocks
262 on the ICB.
263
264 Warning: Drivers (including userspace drivers of UIO
265 devices) of the IP blocks on the ICB *must* use addresses
266 allocated from the IPMMU (iova) for DMA with this option
267 enabled.
268
269 If unsure, say N.
270
271choice
272 prompt "IPMMU/IPMMUI address space size"
273 default SHMOBILE_IOMMU_ADDRSIZE_2048MB
274 depends on SHMOBILE_IOMMU
275 help
276 This option sets IPMMU/IPMMUI address space size by
277 adjusting the 1st level page table size. The page table size
278 is calculated as follows:
279
280 page table size = number of page table entries * 4 bytes
281 number of page table entries = address space size / 1 MiB
282
283 For example, when the address space size is 2048 MiB, the
284 1st level page table size is 8192 bytes.
285
286 config SHMOBILE_IOMMU_ADDRSIZE_2048MB
287 bool "2 GiB"
288
289 config SHMOBILE_IOMMU_ADDRSIZE_1024MB
290 bool "1 GiB"
291
292 config SHMOBILE_IOMMU_ADDRSIZE_512MB
293 bool "512 MiB"
294
295 config SHMOBILE_IOMMU_ADDRSIZE_256MB
296 bool "256 MiB"
297
298 config SHMOBILE_IOMMU_ADDRSIZE_128MB
299 bool "128 MiB"
300
301 config SHMOBILE_IOMMU_ADDRSIZE_64MB
302 bool "64 MiB"
303
304 config SHMOBILE_IOMMU_ADDRSIZE_32MB
305 bool "32 MiB"
306
307endchoice
308
309config SHMOBILE_IOMMU_L1SIZE
310 int
311 default 8192 if SHMOBILE_IOMMU_ADDRSIZE_2048MB
312 default 4096 if SHMOBILE_IOMMU_ADDRSIZE_1024MB
313 default 2048 if SHMOBILE_IOMMU_ADDRSIZE_512MB
314 default 1024 if SHMOBILE_IOMMU_ADDRSIZE_256MB
315 default 512 if SHMOBILE_IOMMU_ADDRSIZE_128MB
316 default 256 if SHMOBILE_IOMMU_ADDRSIZE_64MB
317 default 128 if SHMOBILE_IOMMU_ADDRSIZE_32MB
318
d25a2a16
LP
319config IPMMU_VMSA
320 bool "Renesas VMSA-compatible IPMMU"
321 depends on ARM_LPAE
322 depends on ARCH_SHMOBILE || COMPILE_TEST
323 select IOMMU_API
f20ed39f 324 select IOMMU_IO_PGTABLE_LPAE
d25a2a16
LP
325 select ARM_DMA_USE_IOMMU
326 help
327 Support for the Renesas VMSA-compatible IPMMU Renesas found in the
328 R-Mobile APE6 and R-Car H2/M2 SoCs.
329
330 If unsure, say N.
331
4e13c1ac
AK
332config SPAPR_TCE_IOMMU
333 bool "sPAPR TCE IOMMU Support"
5b25199e 334 depends on PPC_POWERNV || PPC_PSERIES
4e13c1ac
AK
335 select IOMMU_API
336 help
337 Enables bits of IOMMU API required by VFIO. The iommu_ops
338 is not implemented as it is not necessary for VFIO.
339
45ae7cff
WD
340config ARM_SMMU
341 bool "ARM Ltd. System MMU (SMMU) Support"
a20cc76b 342 depends on (ARM64 || ARM) && MMU
45ae7cff 343 select IOMMU_API
518f7136 344 select IOMMU_IO_PGTABLE_LPAE
45ae7cff
WD
345 select ARM_DMA_USE_IOMMU if ARM
346 help
347 Support for implementations of the ARM System MMU architecture
518f7136 348 versions 1 and 2.
45ae7cff
WD
349
350 Say Y here if your SoC includes an IOMMU device implementing
351 the ARM SMMU architecture.
352
68255b62 353endif # IOMMU_SUPPORT
This page took 0.261349 seconds and 5 git commands to generate.