projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
iommu/amd: Handle integer overflow in dma_ops_area_alloc
[deliverable/linux.git] / drivers / iommu / amd_iommu.c
CommitLineData
b6c02715 1/*
5d0d7156 2 * Copyright (C) 2007-2010 Advanced Micro Devices, Inc.
63ce3ae8 3 * Author: Joerg Roedel <jroedel@suse.de>
b6c02715
JR		 4 * Leo Duran <leo.duran@amd.com>
5 *
6 * This program is free software; you can redistribute it and/or modify it
7 * under the terms of the GNU General Public License version 2 as published
8 * by the Free Software Foundation.
9 *
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
14 *
15 * You should have received a copy of the GNU General Public License
16 * along with this program; if not, write to the Free Software
17 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
18 */
19
72e1dcc4 20#include <linux/ratelimit.h>
b6c02715 21#include <linux/pci.h>
cb41ed85 22#include <linux/pci-ats.h>
a66022c4 23#include <linux/bitmap.h>
5a0e3ad6 24#include <linux/slab.h>
7f26508b 25#include <linux/debugfs.h>
b6c02715 26#include <linux/scatterlist.h>
51491367 27#include <linux/dma-mapping.h>
b6c02715 28#include <linux/iommu-helper.h>
c156e347 29#include <linux/iommu.h>
815b33fd 30#include <linux/delay.h>
403f81d8 31#include <linux/amd-iommu.h>
72e1dcc4
JR		 32#include <linux/notifier.h>
33#include <linux/export.h>
2b324506
JR		 34#include <linux/irq.h>
35#include <linux/msi.h>
3b839a57 36#include <linux/dma-contiguous.h>
2b324506
JR		 37#include <asm/irq_remapping.h>
38#include <asm/io_apic.h>
39#include <asm/apic.h>
40#include <asm/hw_irq.h>
17f5b569 41#include <asm/msidef.h>
b6c02715 42#include <asm/proto.h>
46a7fa27 43#include <asm/iommu.h>
1d9b16d1 44#include <asm/gart.h>
27c2127a 45#include <asm/dma.h>
403f81d8
JR		 46
47#include "amd_iommu_proto.h"
48#include "amd_iommu_types.h"
6b474b82 49#include "irq_remapping.h"
b6c02715
JR		 50
51#define CMD_SET_TYPE(cmd, t) ((cmd)->data[1] |= ((t) << 28))
52
815b33fd 53#define LOOP_TIMEOUT 100000
136f78a1 54
aa3de9c0
OBC		 55/*
56 * This bitmap is used to advertise the page sizes our hardware support
57 * to the IOMMU core, which will then use this information to split
58 * physically contiguous memory regions it is mapping into page sizes
59 * that we support.
60 *
954e3dd8 61 * 512GB Pages are not supported due to a hardware bug
aa3de9c0 62 */
954e3dd8 63#define AMD_IOMMU_PGSIZES ((~0xFFFUL) & ~(2ULL << 38))
aa3de9c0 64
b6c02715
JR		 65static DEFINE_RWLOCK(amd_iommu_devtable_lock);
66
bd60b735
JR		 67/* A list of preallocated protection domains */
68static LIST_HEAD(iommu_pd_list);
69static DEFINE_SPINLOCK(iommu_pd_list_lock);
70
8fa5f802
JR		 71/* List of all available dev_data structures */
72static LIST_HEAD(dev_data_list);
73static DEFINE_SPINLOCK(dev_data_list_lock);
74
6efed63b
JR		 75LIST_HEAD(ioapic_map);
76LIST_HEAD(hpet_map);
77
0feae533
JR		 78/*
79 * Domain for untranslated devices - only allocated
80 * if iommu=pt passed on kernel cmd line.
81 */
82static struct protection_domain *pt_domain;
83
b22f6434 84static const struct iommu_ops amd_iommu_ops;
26961efe 85
72e1dcc4 86static ATOMIC_NOTIFIER_HEAD(ppr_notifier);
52815b75 87int amd_iommu_max_glx_val = -1;
72e1dcc4 88
ac1534a5
JR		 89static struct dma_map_ops amd_iommu_dma_ops;
90
50917e26
JR		 91/*
92 * This struct contains device specific data for the IOMMU
93 */
94struct iommu_dev_data {
95 struct list_head list; /* For domain->dev_list */
96 struct list_head dev_data_list; /* For global dev_data_list */
f251e187 97 struct list_head alias_list; /* Link alias-groups together */
50917e26
JR		 98 struct iommu_dev_data *alias_data;/* The alias dev_data */
99 struct protection_domain *domain; /* Domain the device is bound to */
50917e26
JR		 100 u16 devid; /* PCI Device ID */
101 bool iommu_v2; /* Device can make use of IOMMUv2 */
102 bool passthrough; /* Default for device is pt_domain */
103 struct {
104 bool enabled;
105 int qdep;
106 } ats; /* ATS state */
107 bool pri_tlp; /* PASID TLB required for
108 PPR completions */
109 u32 errata; /* Bitmap for errata to apply */
110};
111
431b2a20
JR		 112/*
113 * general struct to manage commands send to an IOMMU
114 */
d6449536 115struct iommu_cmd {
b6c02715
JR		 116 u32 data[4];
117};
118
05152a04
JR		 119struct kmem_cache *amd_iommu_irq_cache;
120
04bfdd84 121static void update_domain(struct protection_domain *domain);
5abcdba4 122static int __init alloc_passthrough_domain(void);
c1eee67b 123
15898bbc
JR		 124/****************************************************************************
125 *
126 * Helper functions
127 *
128 ****************************************************************************/
129
f62dda66 130static struct iommu_dev_data *alloc_dev_data(u16 devid)
8fa5f802
JR		 131{
132 struct iommu_dev_data *dev_data;
133 unsigned long flags;
134
135 dev_data = kzalloc(sizeof(*dev_data), GFP_KERNEL);
136 if (!dev_data)
137 return NULL;
138
f251e187
JR		 139 INIT_LIST_HEAD(&dev_data->alias_list);
140
f62dda66 141 dev_data->devid = devid;
8fa5f802
JR		 142
143 spin_lock_irqsave(&dev_data_list_lock, flags);
144 list_add_tail(&dev_data->dev_data_list, &dev_data_list);
145 spin_unlock_irqrestore(&dev_data_list_lock, flags);
146
147 return dev_data;
148}
149
150static void free_dev_data(struct iommu_dev_data *dev_data)
151{
152 unsigned long flags;
153
154 spin_lock_irqsave(&dev_data_list_lock, flags);
155 list_del(&dev_data->dev_data_list);
156 spin_unlock_irqrestore(&dev_data_list_lock, flags);
157
158 kfree(dev_data);
159}
160
3b03bb74
JR		 161static struct iommu_dev_data *search_dev_data(u16 devid)
162{
163 struct iommu_dev_data *dev_data;
164 unsigned long flags;
165
166 spin_lock_irqsave(&dev_data_list_lock, flags);
167 list_for_each_entry(dev_data, &dev_data_list, dev_data_list) {
168 if (dev_data->devid == devid)
169 goto out_unlock;
170 }
171
172 dev_data = NULL;
173
174out_unlock:
175 spin_unlock_irqrestore(&dev_data_list_lock, flags);
176
177 return dev_data;
178}
179
180static struct iommu_dev_data *find_dev_data(u16 devid)
181{
182 struct iommu_dev_data *dev_data;
183
184 dev_data = search_dev_data(devid);
185
186 if (dev_data == NULL)
187 dev_data = alloc_dev_data(devid);
188
189 return dev_data;
190}
191
15898bbc
JR		 192static inline u16 get_device_id(struct device *dev)
193{
194 struct pci_dev *pdev = to_pci_dev(dev);
195
6f2729ba 196 return PCI_DEVID(pdev->bus->number, pdev->devfn);
15898bbc
JR		 197}
198
657cbb6b
JR		 199static struct iommu_dev_data *get_dev_data(struct device *dev)
200{
201 return dev->archdata.iommu;
202}
203
5abcdba4
JR		 204static bool pci_iommuv2_capable(struct pci_dev *pdev)
205{
206 static const int caps[] = {
207 PCI_EXT_CAP_ID_ATS,
46277b75
JR		 208 PCI_EXT_CAP_ID_PRI,
209 PCI_EXT_CAP_ID_PASID,
5abcdba4
JR		 210 };
211 int i, pos;
212
213 for (i = 0; i < 3; ++i) {
214 pos = pci_find_ext_capability(pdev, caps[i]);
215 if (pos == 0)
216 return false;
217 }
218
219 return true;
220}
221
6a113ddc
JR		 222static bool pdev_pri_erratum(struct pci_dev *pdev, u32 erratum)
223{
224 struct iommu_dev_data *dev_data;
225
226 dev_data = get_dev_data(&pdev->dev);
227
228 return dev_data->errata & (1 << erratum) ? true : false;
229}
230
71c70984
JR		 231/*
232 * In this function the list of preallocated protection domains is traversed to
233 * find the domain for a specific device
234 */
235static struct dma_ops_domain *find_protection_domain(u16 devid)
236{
237 struct dma_ops_domain *entry, *ret = NULL;
238 unsigned long flags;
239 u16 alias = amd_iommu_alias_table[devid];
240
241 if (list_empty(&iommu_pd_list))
242 return NULL;
243
244 spin_lock_irqsave(&iommu_pd_list_lock, flags);
245
246 list_for_each_entry(entry, &iommu_pd_list, list) {
247 if (entry->target_dev == devid ||
248 entry->target_dev == alias) {
249 ret = entry;
250 break;
251 }
252 }
253
254 spin_unlock_irqrestore(&iommu_pd_list_lock, flags);
255
256 return ret;
257}
258
98fc5a69
JR		 259/*
260 * This function checks if the driver got a valid device from the caller to
261 * avoid dereferencing invalid pointers.
262 */
263static bool check_device(struct device *dev)
264{
265 u16 devid;
266
267 if (!dev || !dev->dma_mask)
268 return false;
269
b82a2272
YW		 270 /* No PCI device */
271 if (!dev_is_pci(dev))
98fc5a69
JR		 272 return false;
273
274 devid = get_device_id(dev);
275
276 /* Out of our scope? */
277 if (devid > amd_iommu_last_bdf)
278 return false;
279
280 if (amd_iommu_rlookup_table[devid] == NULL)
281 return false;
282
283 return true;
284}
285
25b11ce2 286static void init_iommu_group(struct device *dev)
2851db21 287{
2851db21 288 struct iommu_group *group;
2851db21 289
65d5352f 290 group = iommu_group_get_for_dev(dev);
25b11ce2
AW		 291 if (!IS_ERR(group))
292 iommu_group_put(group);
eb9c9527
AW		 293}
294
c1931090
AW		 295static int __last_alias(struct pci_dev *pdev, u16 alias, void *data)
296{
297 *(u16 *)data = alias;
298 return 0;
299}
300
301static u16 get_alias(struct device *dev)
302{
303 struct pci_dev *pdev = to_pci_dev(dev);
304 u16 devid, ivrs_alias, pci_alias;
305
306 devid = get_device_id(dev);
307 ivrs_alias = amd_iommu_alias_table[devid];
308 pci_for_each_dma_alias(pdev, __last_alias, &pci_alias);
309
310 if (ivrs_alias == pci_alias)
311 return ivrs_alias;
312
313 /*
314 * DMA alias showdown
315 *
316 * The IVRS is fairly reliable in telling us about aliases, but it
317 * can't know about every screwy device. If we don't have an IVRS
318 * reported alias, use the PCI reported alias. In that case we may
319 * still need to initialize the rlookup and dev_table entries if the
320 * alias is to a non-existent device.
321 */
322 if (ivrs_alias == devid) {
323 if (!amd_iommu_rlookup_table[pci_alias]) {
324 amd_iommu_rlookup_table[pci_alias] =
325 amd_iommu_rlookup_table[devid];
326 memcpy(amd_iommu_dev_table[pci_alias].data,
327 amd_iommu_dev_table[devid].data,
328 sizeof(amd_iommu_dev_table[pci_alias].data));
329 }
330
331 return pci_alias;
332 }
333
334 pr_info("AMD-Vi: Using IVRS reported alias %02x:%02x.%d "
335 "for device %s[%04x:%04x], kernel reported alias "
336 "%02x:%02x.%d\n", PCI_BUS_NUM(ivrs_alias), PCI_SLOT(ivrs_alias),
337 PCI_FUNC(ivrs_alias), dev_name(dev), pdev->vendor, pdev->device,
338 PCI_BUS_NUM(pci_alias), PCI_SLOT(pci_alias),
339 PCI_FUNC(pci_alias));
340
341 /*
342 * If we don't have a PCI DMA alias and the IVRS alias is on the same
343 * bus, then the IVRS table may know about a quirk that we don't.
344 */
345 if (pci_alias == devid &&
346 PCI_BUS_NUM(ivrs_alias) == pdev->bus->number) {
347 pdev->dev_flags |= PCI_DEV_FLAGS_DMA_ALIAS_DEVFN;
348 pdev->dma_alias_devfn = ivrs_alias & 0xff;
349 pr_info("AMD-Vi: Added PCI DMA alias %02x.%d for %s\n",
350 PCI_SLOT(ivrs_alias), PCI_FUNC(ivrs_alias),
351 dev_name(dev));
352 }
353
354 return ivrs_alias;
355}
356
eb9c9527
AW		 357static int iommu_init_device(struct device *dev)
358{
359 struct pci_dev *pdev = to_pci_dev(dev);
360 struct iommu_dev_data *dev_data;
361 u16 alias;
eb9c9527
AW		 362
363 if (dev->archdata.iommu)
364 return 0;
365
366 dev_data = find_dev_data(get_device_id(dev));
367 if (!dev_data)
368 return -ENOMEM;
369
c1931090
AW		 370 alias = get_alias(dev);
371
eb9c9527
AW		 372 if (alias != dev_data->devid) {
373 struct iommu_dev_data *alias_data;
374
375 alias_data = find_dev_data(alias);
376 if (alias_data == NULL) {
377 pr_err("AMD-Vi: Warning: Unhandled device %s\n",
378 dev_name(dev));
379 free_dev_data(dev_data);
380 return -ENOTSUPP;
381 }
382 dev_data->alias_data = alias_data;
eb9c9527 383
f251e187
JR		 384 /* Add device to the alias_list */
385 list_add(&dev_data->alias_list, &alias_data->alias_list);
e644a013 386 }
9dcd6130 387
5abcdba4
JR		 388 if (pci_iommuv2_capable(pdev)) {
389 struct amd_iommu *iommu;
390
391 iommu = amd_iommu_rlookup_table[dev_data->devid];
392 dev_data->iommu_v2 = iommu->is_iommu_v2;
393 }
394
657cbb6b
JR		 395 dev->archdata.iommu = dev_data;
396
066f2e98
AW		 397 iommu_device_link(amd_iommu_rlookup_table[dev_data->devid]->iommu_dev,
398 dev);
399
657cbb6b
JR		 400 return 0;
401}
402
26018874
JR		 403static void iommu_ignore_device(struct device *dev)
404{
405 u16 devid, alias;
406
407 devid = get_device_id(dev);
408 alias = amd_iommu_alias_table[devid];
409
410 memset(&amd_iommu_dev_table[devid], 0, sizeof(struct dev_table_entry));
411 memset(&amd_iommu_dev_table[alias], 0, sizeof(struct dev_table_entry));
412
413 amd_iommu_rlookup_table[devid] = NULL;
414 amd_iommu_rlookup_table[alias] = NULL;
415}
416
657cbb6b
JR		 417static void iommu_uninit_device(struct device *dev)
418{
c1931090
AW		 419 struct iommu_dev_data *dev_data = search_dev_data(get_device_id(dev));
420
421 if (!dev_data)
422 return;
423
066f2e98
AW		 424 iommu_device_unlink(amd_iommu_rlookup_table[dev_data->devid]->iommu_dev,
425 dev);
426
9dcd6130
AW		 427 iommu_group_remove_device(dev);
428
c1931090
AW		 429 /* Unlink from alias, it may change if another device is re-plugged */
430 dev_data->alias_data = NULL;
431
8fa5f802 432 /*
c1931090
AW		 433 * We keep dev_data around for unplugged devices and reuse it when the
434 * device is re-plugged - not doing so would introduce a ton of races.
8fa5f802 435 */
657cbb6b 436}
b7cc9554
JR		 437
438void __init amd_iommu_uninit_devices(void)
439{
8fa5f802 440 struct iommu_dev_data *dev_data, *n;
b7cc9554
JR		 441 struct pci_dev *pdev = NULL;
442
443 for_each_pci_dev(pdev) {
444
445 if (!check_device(&pdev->dev))
446 continue;
447
448 iommu_uninit_device(&pdev->dev);
449 }
8fa5f802
JR		 450
451 /* Free all of our dev_data structures */
452 list_for_each_entry_safe(dev_data, n, &dev_data_list, dev_data_list)
453 free_dev_data(dev_data);
b7cc9554
JR		 454}
455
456int __init amd_iommu_init_devices(void)
457{
458 struct pci_dev *pdev = NULL;
459 int ret = 0;
460
461 for_each_pci_dev(pdev) {
462
463 if (!check_device(&pdev->dev))
464 continue;
465
466 ret = iommu_init_device(&pdev->dev);
26018874
JR		 467 if (ret == -ENOTSUPP)
468 iommu_ignore_device(&pdev->dev);
469 else if (ret)
b7cc9554
JR		 470 goto out_free;
471 }
472
25b11ce2
AW		 473 /*
474 * Initialize IOMMU groups only after iommu_init_device() has
475 * had a chance to populate any IVRS defined aliases.
476 */
477 for_each_pci_dev(pdev) {
478 if (check_device(&pdev->dev))
479 init_iommu_group(&pdev->dev);
480 }
481
b7cc9554
JR		 482 return 0;
483
484out_free:
485
486 amd_iommu_uninit_devices();
487
488 return ret;
489}
7f26508b
JR		 490#ifdef CONFIG_AMD_IOMMU_STATS
491
492/*
493 * Initialization code for statistics collection
494 */
495
da49f6df 496DECLARE_STATS_COUNTER(compl_wait);
0f2a86f2 497DECLARE_STATS_COUNTER(cnt_map_single);
146a6917 498DECLARE_STATS_COUNTER(cnt_unmap_single);
d03f067a 499DECLARE_STATS_COUNTER(cnt_map_sg);
55877a6b 500DECLARE_STATS_COUNTER(cnt_unmap_sg);
c8f0fb36 501DECLARE_STATS_COUNTER(cnt_alloc_coherent);
5d31ee7e 502DECLARE_STATS_COUNTER(cnt_free_coherent);
c1858976 503DECLARE_STATS_COUNTER(cross_page);
f57d98ae 504DECLARE_STATS_COUNTER(domain_flush_single);
18811f55 505DECLARE_STATS_COUNTER(domain_flush_all);
5774f7c5 506DECLARE_STATS_COUNTER(alloced_io_mem);
8ecaf8f1 507DECLARE_STATS_COUNTER(total_map_requests);
399be2f5
JR		 508DECLARE_STATS_COUNTER(complete_ppr);
509DECLARE_STATS_COUNTER(invalidate_iotlb);
510DECLARE_STATS_COUNTER(invalidate_iotlb_all);
511DECLARE_STATS_COUNTER(pri_requests);
512
7f26508b 513static struct dentry *stats_dir;
7f26508b
JR		 514static struct dentry *de_fflush;
515
516static void amd_iommu_stats_add(struct __iommu_counter *cnt)
517{
518 if (stats_dir == NULL)
519 return;
520
521 cnt->dent = debugfs_create_u64(cnt->name, 0444, stats_dir,
522 &cnt->value);
523}
524
525static void amd_iommu_stats_init(void)
526{
527 stats_dir = debugfs_create_dir("amd-iommu", NULL);
528 if (stats_dir == NULL)
529 return;
530
7f26508b 531 de_fflush = debugfs_create_bool("fullflush", 0444, stats_dir,
3775d481 532 &amd_iommu_unmap_flush);
da49f6df
JR		 533
534 amd_iommu_stats_add(&compl_wait);
0f2a86f2 535 amd_iommu_stats_add(&cnt_map_single);
146a6917 536 amd_iommu_stats_add(&cnt_unmap_single);
d03f067a 537 amd_iommu_stats_add(&cnt_map_sg);
55877a6b 538 amd_iommu_stats_add(&cnt_unmap_sg);
c8f0fb36 539 amd_iommu_stats_add(&cnt_alloc_coherent);
5d31ee7e 540 amd_iommu_stats_add(&cnt_free_coherent);
c1858976 541 amd_iommu_stats_add(&cross_page);
f57d98ae 542 amd_iommu_stats_add(&domain_flush_single);
18811f55 543 amd_iommu_stats_add(&domain_flush_all);
5774f7c5 544 amd_iommu_stats_add(&alloced_io_mem);
8ecaf8f1 545 amd_iommu_stats_add(&total_map_requests);
399be2f5
JR		 546 amd_iommu_stats_add(&complete_ppr);
547 amd_iommu_stats_add(&invalidate_iotlb);
548 amd_iommu_stats_add(&invalidate_iotlb_all);
549 amd_iommu_stats_add(&pri_requests);
7f26508b
JR		 550}
551
552#endif
553
a80dc3e0
JR		 554/****************************************************************************
555 *
556 * Interrupt handling functions
557 *
558 ****************************************************************************/
559
e3e59876
JR		 560static void dump_dte_entry(u16 devid)
561{
562 int i;
563
ee6c2868
JR		 564 for (i = 0; i < 4; ++i)
565 pr_err("AMD-Vi: DTE[%d]: %016llx\n", i,
e3e59876
JR		 566 amd_iommu_dev_table[devid].data[i]);
567}
568
945b4ac4
JR		 569static void dump_command(unsigned long phys_addr)
570{
571 struct iommu_cmd *cmd = phys_to_virt(phys_addr);
572 int i;
573
574 for (i = 0; i < 4; ++i)
575 pr_err("AMD-Vi: CMD[%d]: %08x\n", i, cmd->data[i]);
576}
577
a345b23b 578static void iommu_print_event(struct amd_iommu *iommu, void *__evt)
90008ee4 579{
3d06fca8
JR		 580 int type, devid, domid, flags;
581 volatile u32 *event = __evt;
582 int count = 0;
583 u64 address;
584
585retry:
586 type = (event[1] >> EVENT_TYPE_SHIFT) & EVENT_TYPE_MASK;
587 devid = (event[0] >> EVENT_DEVID_SHIFT) & EVENT_DEVID_MASK;
588 domid = (event[1] >> EVENT_DOMID_SHIFT) & EVENT_DOMID_MASK;
589 flags = (event[1] >> EVENT_FLAGS_SHIFT) & EVENT_FLAGS_MASK;
590 address = (u64)(((u64)event[3]) << 32) | event[2];
591
592 if (type == 0) {
593 /* Did we hit the erratum? */
594 if (++count == LOOP_TIMEOUT) {
595 pr_err("AMD-Vi: No event written to event log\n");
596 return;
597 }
598 udelay(1);
599 goto retry;
600 }
90008ee4 601
4c6f40d4 602 printk(KERN_ERR "AMD-Vi: Event logged [");
90008ee4
JR		 603
604 switch (type) {
605 case EVENT_TYPE_ILL_DEV:
606 printk("ILLEGAL_DEV_TABLE_ENTRY device=%02x:%02x.%x "
607 "address=0x%016llx flags=0x%04x]\n",
c5081cd7 608 PCI_BUS_NUM(devid), PCI_SLOT(devid), PCI_FUNC(devid),
90008ee4 609 address, flags);
e3e59876 610 dump_dte_entry(devid);
90008ee4
JR		 611 break;
612 case EVENT_TYPE_IO_FAULT:
613 printk("IO_PAGE_FAULT device=%02x:%02x.%x "
614 "domain=0x%04x address=0x%016llx flags=0x%04x]\n",
c5081cd7 615 PCI_BUS_NUM(devid), PCI_SLOT(devid), PCI_FUNC(devid),
90008ee4
JR		 616 domid, address, flags);
617 break;
618 case EVENT_TYPE_DEV_TAB_ERR:
619 printk("DEV_TAB_HARDWARE_ERROR device=%02x:%02x.%x "
620 "address=0x%016llx flags=0x%04x]\n",
c5081cd7 621 PCI_BUS_NUM(devid), PCI_SLOT(devid), PCI_FUNC(devid),
90008ee4
JR		 622 address, flags);
623 break;
624 case EVENT_TYPE_PAGE_TAB_ERR:
625 printk("PAGE_TAB_HARDWARE_ERROR device=%02x:%02x.%x "
626 "domain=0x%04x address=0x%016llx flags=0x%04x]\n",
c5081cd7 627 PCI_BUS_NUM(devid), PCI_SLOT(devid), PCI_FUNC(devid),
90008ee4
JR		 628 domid, address, flags);
629 break;
630 case EVENT_TYPE_ILL_CMD:
631 printk("ILLEGAL_COMMAND_ERROR address=0x%016llx]\n", address);
945b4ac4 632 dump_command(address);
90008ee4
JR		 633 break;
634 case EVENT_TYPE_CMD_HARD_ERR:
635 printk("COMMAND_HARDWARE_ERROR address=0x%016llx "
636 "flags=0x%04x]\n", address, flags);
637 break;
638 case EVENT_TYPE_IOTLB_INV_TO:
639 printk("IOTLB_INV_TIMEOUT device=%02x:%02x.%x "
640 "address=0x%016llx]\n",
c5081cd7 641 PCI_BUS_NUM(devid), PCI_SLOT(devid), PCI_FUNC(devid),
90008ee4
JR		 642 address);
643 break;
644 case EVENT_TYPE_INV_DEV_REQ:
645 printk("INVALID_DEVICE_REQUEST device=%02x:%02x.%x "
646 "address=0x%016llx flags=0x%04x]\n",
c5081cd7 647 PCI_BUS_NUM(devid), PCI_SLOT(devid), PCI_FUNC(devid),
90008ee4
JR		 648 address, flags);
649 break;
650 default:
651 printk(KERN_ERR "UNKNOWN type=0x%02x]\n", type);
652 }
3d06fca8
JR		 653
654 memset(__evt, 0, 4 * sizeof(u32));
90008ee4
JR		 655}
656
657static void iommu_poll_events(struct amd_iommu *iommu)
658{
659 u32 head, tail;
90008ee4
JR		 660
661 head = readl(iommu->mmio_base + MMIO_EVT_HEAD_OFFSET);
662 tail = readl(iommu->mmio_base + MMIO_EVT_TAIL_OFFSET);
663
664 while (head != tail) {
a345b23b 665 iommu_print_event(iommu, iommu->evt_buf + head);
90008ee4
JR		 666 head = (head + EVENT_ENTRY_SIZE) % iommu->evt_buf_size;
667 }
668
669 writel(head, iommu->mmio_base + MMIO_EVT_HEAD_OFFSET);
90008ee4
JR		 670}
671
eee53537 672static void iommu_handle_ppr_entry(struct amd_iommu *iommu, u64 *raw)
72e1dcc4
JR		 673{
674 struct amd_iommu_fault fault;
72e1dcc4 675
399be2f5
JR		 676 INC_STATS_COUNTER(pri_requests);
677
72e1dcc4
JR		 678 if (PPR_REQ_TYPE(raw[0]) != PPR_REQ_FAULT) {
679 pr_err_ratelimited("AMD-Vi: Unknown PPR request received\n");
680 return;
681 }
682
683 fault.address = raw[1];
684 fault.pasid = PPR_PASID(raw[0]);
685 fault.device_id = PPR_DEVID(raw[0]);
686 fault.tag = PPR_TAG(raw[0]);
687 fault.flags = PPR_FLAGS(raw[0]);
688
72e1dcc4
JR		 689 atomic_notifier_call_chain(&ppr_notifier, 0, &fault);
690}
691
692static void iommu_poll_ppr_log(struct amd_iommu *iommu)
693{
72e1dcc4
JR		 694 u32 head, tail;
695
696 if (iommu->ppr_log == NULL)
697 return;
698
72e1dcc4
JR		 699 head = readl(iommu->mmio_base + MMIO_PPR_HEAD_OFFSET);
700 tail = readl(iommu->mmio_base + MMIO_PPR_TAIL_OFFSET);
701
702 while (head != tail) {
eee53537
JR		 703 volatile u64 *raw;
704 u64 entry[2];
705 int i;
706
707 raw = (u64 *)(iommu->ppr_log + head);
708
709 /*
710 * Hardware bug: Interrupt may arrive before the entry is
711 * written to memory. If this happens we need to wait for the
712 * entry to arrive.
713 */
714 for (i = 0; i < LOOP_TIMEOUT; ++i) {
715 if (PPR_REQ_TYPE(raw[0]) != 0)
716 break;
717 udelay(1);
718 }
72e1dcc4 719
eee53537
JR		 720 /* Avoid memcpy function-call overhead */
721 entry[0] = raw[0];
722 entry[1] = raw[1];
72e1dcc4 723
eee53537
JR		 724 /*
725 * To detect the hardware bug we need to clear the entry
726 * back to zero.
727 */
728 raw[0] = raw[1] = 0UL;
729
730 /* Update head pointer of hardware ring-buffer */
72e1dcc4
JR		 731 head = (head + PPR_ENTRY_SIZE) % PPR_LOG_SIZE;
732 writel(head, iommu->mmio_base + MMIO_PPR_HEAD_OFFSET);
eee53537 733
eee53537
JR		 734 /* Handle PPR entry */
735 iommu_handle_ppr_entry(iommu, entry);
736
eee53537
JR		 737 /* Refresh ring-buffer information */
738 head = readl(iommu->mmio_base + MMIO_PPR_HEAD_OFFSET);
72e1dcc4
JR		 739 tail = readl(iommu->mmio_base + MMIO_PPR_TAIL_OFFSET);
740 }
72e1dcc4
JR		 741}
742
72fe00f0 743irqreturn_t amd_iommu_int_thread(int irq, void *data)
a80dc3e0 744{
3f398bc7
SS		 745 struct amd_iommu *iommu = (struct amd_iommu *) data;
746 u32 status = readl(iommu->mmio_base + MMIO_STATUS_OFFSET);
90008ee4 747
3f398bc7
SS		 748 while (status & (MMIO_STATUS_EVT_INT_MASK | MMIO_STATUS_PPR_INT_MASK)) {
749 /* Enable EVT and PPR interrupts again */
750 writel((MMIO_STATUS_EVT_INT_MASK | MMIO_STATUS_PPR_INT_MASK),
751 iommu->mmio_base + MMIO_STATUS_OFFSET);
90008ee4 752
3f398bc7
SS		 753 if (status & MMIO_STATUS_EVT_INT_MASK) {
754 pr_devel("AMD-Vi: Processing IOMMU Event Log\n");
755 iommu_poll_events(iommu);
756 }
90008ee4 757
3f398bc7
SS		 758 if (status & MMIO_STATUS_PPR_INT_MASK) {
759 pr_devel("AMD-Vi: Processing IOMMU PPR Log\n");
760 iommu_poll_ppr_log(iommu);
761 }
90008ee4 762
3f398bc7
SS		 763 /*
764 * Hardware bug: ERBT1312
765 * When re-enabling interrupt (by writing 1
766 * to clear the bit), the hardware might also try to set
767 * the interrupt bit in the event status register.
768 * In this scenario, the bit will be set, and disable
769 * subsequent interrupts.
770 *
771 * Workaround: The IOMMU driver should read back the
772 * status register and check if the interrupt bits are cleared.
773 * If not, driver will need to go through the interrupt handler
774 * again and re-clear the bits
775 */
776 status = readl(iommu->mmio_base + MMIO_STATUS_OFFSET);
777 }
90008ee4 778 return IRQ_HANDLED;
a80dc3e0
JR		 779}
780
72fe00f0
JR		 781irqreturn_t amd_iommu_int_handler(int irq, void *data)
782{
783 return IRQ_WAKE_THREAD;
784}
785
431b2a20
JR		 786/****************************************************************************
787 *
788 * IOMMU command queuing functions
789 *
790 ****************************************************************************/
791
ac0ea6e9
JR		 792static int wait_on_sem(volatile u64 *sem)
793{
794 int i = 0;
795
796 while (*sem == 0 && i < LOOP_TIMEOUT) {
797 udelay(1);
798 i += 1;
799 }
800
801 if (i == LOOP_TIMEOUT) {
802 pr_alert("AMD-Vi: Completion-Wait loop timed out\n");
803 return -EIO;
804 }
805
806 return 0;
807}
808
809static void copy_cmd_to_buffer(struct amd_iommu *iommu,
810 struct iommu_cmd *cmd,
811 u32 tail)
a19ae1ec 812{
a19ae1ec
JR		 813 u8 *target;
814
8a7c5ef3 815 target = iommu->cmd_buf + tail;
ac0ea6e9
JR		 816 tail = (tail + sizeof(*cmd)) % iommu->cmd_buf_size;
817
818 /* Copy command to buffer */
819 memcpy(target, cmd, sizeof(*cmd));
820
821 /* Tell the IOMMU about it */
a19ae1ec 822 writel(tail, iommu->mmio_base + MMIO_CMD_TAIL_OFFSET);
ac0ea6e9 823}
a19ae1ec 824
815b33fd 825static void build_completion_wait(struct iommu_cmd *cmd, u64 address)
ded46737 826{
815b33fd
JR		 827 WARN_ON(address & 0x7ULL);
828
ded46737 829 memset(cmd, 0, sizeof(*cmd));
815b33fd
JR		 830 cmd->data[0] = lower_32_bits(__pa(address)) | CMD_COMPL_WAIT_STORE_MASK;
831 cmd->data[1] = upper_32_bits(__pa(address));
832 cmd->data[2] = 1;
ded46737
JR		 833 CMD_SET_TYPE(cmd, CMD_COMPL_WAIT);
834}
835
94fe79e2
JR		 836static void build_inv_dte(struct iommu_cmd *cmd, u16 devid)
837{
838 memset(cmd, 0, sizeof(*cmd));
839 cmd->data[0] = devid;
840 CMD_SET_TYPE(cmd, CMD_INV_DEV_ENTRY);
841}
842
11b6402c
JR		 843static void build_inv_iommu_pages(struct iommu_cmd *cmd, u64 address,
844 size_t size, u16 domid, int pde)
845{
846 u64 pages;
ae0cbbb1 847 bool s;
11b6402c
JR		 848
849 pages = iommu_num_pages(address, size, PAGE_SIZE);
ae0cbbb1 850 s = false;
11b6402c
JR		 851
852 if (pages > 1) {
853 /*
854 * If we have to flush more than one page, flush all
855 * TLB entries for this domain
856 */
857 address = CMD_INV_IOMMU_ALL_PAGES_ADDRESS;
ae0cbbb1 858 s = true;
11b6402c
JR		 859 }
860
861 address &= PAGE_MASK;
862
863 memset(cmd, 0, sizeof(*cmd));
864 cmd->data[1] |= domid;
865 cmd->data[2] = lower_32_bits(address);
866 cmd->data[3] = upper_32_bits(address);
867 CMD_SET_TYPE(cmd, CMD_INV_IOMMU_PAGES);
868 if (s) /* size bit - we flush more than one 4kb page */
869 cmd->data[2] |= CMD_INV_IOMMU_PAGES_SIZE_MASK;
df805abb 870 if (pde) /* PDE bit - we want to flush everything, not only the PTEs */
11b6402c
JR		 871 cmd->data[2] |= CMD_INV_IOMMU_PAGES_PDE_MASK;
872}
873
cb41ed85
JR		 874static void build_inv_iotlb_pages(struct iommu_cmd *cmd, u16 devid, int qdep,
875 u64 address, size_t size)
876{
877 u64 pages;
ae0cbbb1 878 bool s;
cb41ed85
JR		 879
880 pages = iommu_num_pages(address, size, PAGE_SIZE);
ae0cbbb1 881 s = false;
cb41ed85
JR		 882
883 if (pages > 1) {
884 /*
885 * If we have to flush more than one page, flush all
886 * TLB entries for this domain
887 */
888 address = CMD_INV_IOMMU_ALL_PAGES_ADDRESS;
ae0cbbb1 889 s = true;
cb41ed85
JR		 890 }
891
892 address &= PAGE_MASK;
893
894 memset(cmd, 0, sizeof(*cmd));
895 cmd->data[0] = devid;
896 cmd->data[0] |= (qdep & 0xff) << 24;
897 cmd->data[1] = devid;
898 cmd->data[2] = lower_32_bits(address);
899 cmd->data[3] = upper_32_bits(address);
900 CMD_SET_TYPE(cmd, CMD_INV_IOTLB_PAGES);
901 if (s)
902 cmd->data[2] |= CMD_INV_IOMMU_PAGES_SIZE_MASK;
903}
904
22e266c7
JR		 905static void build_inv_iommu_pasid(struct iommu_cmd *cmd, u16 domid, int pasid,
906 u64 address, bool size)
907{
908 memset(cmd, 0, sizeof(*cmd));
909
910 address &= ~(0xfffULL);
911
a919a018 912 cmd->data[0] = pasid;
22e266c7
JR		 913 cmd->data[1] = domid;
914 cmd->data[2] = lower_32_bits(address);
915 cmd->data[3] = upper_32_bits(address);
916 cmd->data[2] |= CMD_INV_IOMMU_PAGES_PDE_MASK;
917 cmd->data[2] |= CMD_INV_IOMMU_PAGES_GN_MASK;
918 if (size)
919 cmd->data[2] |= CMD_INV_IOMMU_PAGES_SIZE_MASK;
920 CMD_SET_TYPE(cmd, CMD_INV_IOMMU_PAGES);
921}
922
923static void build_inv_iotlb_pasid(struct iommu_cmd *cmd, u16 devid, int pasid,
924 int qdep, u64 address, bool size)
925{
926 memset(cmd, 0, sizeof(*cmd));
927
928 address &= ~(0xfffULL);
929
930 cmd->data[0] = devid;
e8d2d82d 931 cmd->data[0] |= ((pasid >> 8) & 0xff) << 16;
22e266c7
JR		 932 cmd->data[0] |= (qdep & 0xff) << 24;
933 cmd->data[1] = devid;
e8d2d82d 934 cmd->data[1] |= (pasid & 0xff) << 16;
22e266c7
JR		 935 cmd->data[2] = lower_32_bits(address);
936 cmd->data[2] |= CMD_INV_IOMMU_PAGES_GN_MASK;
937 cmd->data[3] = upper_32_bits(address);
938 if (size)
939 cmd->data[2] |= CMD_INV_IOMMU_PAGES_SIZE_MASK;
940 CMD_SET_TYPE(cmd, CMD_INV_IOTLB_PAGES);
941}
942
c99afa25
JR		 943static void build_complete_ppr(struct iommu_cmd *cmd, u16 devid, int pasid,
944 int status, int tag, bool gn)
945{
946 memset(cmd, 0, sizeof(*cmd));
947
948 cmd->data[0] = devid;
949 if (gn) {
a919a018 950 cmd->data[1] = pasid;
c99afa25
JR		 951 cmd->data[2] = CMD_INV_IOMMU_PAGES_GN_MASK;
952 }
953 cmd->data[3] = tag & 0x1ff;
954 cmd->data[3] |= (status & PPR_STATUS_MASK) << PPR_STATUS_SHIFT;
955
956 CMD_SET_TYPE(cmd, CMD_COMPLETE_PPR);
957}
958
58fc7f14
JR		 959static void build_inv_all(struct iommu_cmd *cmd)
960{
961 memset(cmd, 0, sizeof(*cmd));
962 CMD_SET_TYPE(cmd, CMD_INV_ALL);
a19ae1ec
JR		 963}
964
7ef2798d
JR		 965static void build_inv_irt(struct iommu_cmd *cmd, u16 devid)
966{
967 memset(cmd, 0, sizeof(*cmd));
968 cmd->data[0] = devid;
969 CMD_SET_TYPE(cmd, CMD_INV_IRT);
970}
971
431b2a20 972/*
431b2a20 973 * Writes the command to the IOMMUs command buffer and informs the
ac0ea6e9 974 * hardware about the new command.
431b2a20 975 */
f1ca1512
JR		 976static int iommu_queue_command_sync(struct amd_iommu *iommu,
977 struct iommu_cmd *cmd,
978 bool sync)
a19ae1ec 979{
ac0ea6e9 980 u32 left, tail, head, next_tail;
a19ae1ec 981 unsigned long flags;
a19ae1ec 982
549c90dc 983 WARN_ON(iommu->cmd_buf_size & CMD_BUFFER_UNINITIALIZED);
ac0ea6e9
JR		 984
985again:
a19ae1ec 986 spin_lock_irqsave(&iommu->lock, flags);
a19ae1ec 987
ac0ea6e9
JR		 988 head = readl(iommu->mmio_base + MMIO_CMD_HEAD_OFFSET);
989 tail = readl(iommu->mmio_base + MMIO_CMD_TAIL_OFFSET);
990 next_tail = (tail + sizeof(*cmd)) % iommu->cmd_buf_size;
991 left = (head - next_tail) % iommu->cmd_buf_size;
a19ae1ec 992
ac0ea6e9
JR		 993 if (left <= 2) {
994 struct iommu_cmd sync_cmd;
995 volatile u64 sem = 0;
996 int ret;
8d201968 997
ac0ea6e9
JR		 998 build_completion_wait(&sync_cmd, (u64)&sem);
999 copy_cmd_to_buffer(iommu, &sync_cmd, tail);
da49f6df 1000
ac0ea6e9
JR		 1001 spin_unlock_irqrestore(&iommu->lock, flags);
1002
1003 if ((ret = wait_on_sem(&sem)) != 0)
1004 return ret;
1005
1006 goto again;
8d201968
JR		 1007 }
1008
ac0ea6e9
JR		 1009 copy_cmd_to_buffer(iommu, cmd, tail);
1010
1011 /* We need to sync now to make sure all commands are processed */
f1ca1512 1012 iommu->need_sync = sync;
ac0ea6e9 1013
a19ae1ec 1014 spin_unlock_irqrestore(&iommu->lock, flags);
8d201968 1015
815b33fd 1016 return 0;
8d201968
JR		 1017}
1018
f1ca1512
JR		 1019static int iommu_queue_command(struct amd_iommu *iommu, struct iommu_cmd *cmd)
1020{
1021 return iommu_queue_command_sync(iommu, cmd, true);
1022}
1023
8d201968
JR		 1024/*
1025 * This function queues a completion wait command into the command
1026 * buffer of an IOMMU
1027 */
a19ae1ec 1028static int iommu_completion_wait(struct amd_iommu *iommu)
8d201968
JR		 1029{
1030 struct iommu_cmd cmd;
815b33fd 1031 volatile u64 sem = 0;
ac0ea6e9 1032 int ret;
8d201968 1033
09ee17eb 1034 if (!iommu->need_sync)
815b33fd 1035 return 0;
09ee17eb 1036
815b33fd 1037 build_completion_wait(&cmd, (u64)&sem);
a19ae1ec 1038
f1ca1512 1039 ret = iommu_queue_command_sync(iommu, &cmd, false);
a19ae1ec 1040 if (ret)
815b33fd 1041 return ret;
8d201968 1042
ac0ea6e9 1043 return wait_on_sem(&sem);
8d201968
JR		 1044}
1045
d8c13085 1046static int iommu_flush_dte(struct amd_iommu *iommu, u16 devid)
a19ae1ec 1047{
d8c13085 1048 struct iommu_cmd cmd;
a19ae1ec 1049
d8c13085 1050 build_inv_dte(&cmd, devid);
7e4f88da 1051
d8c13085
JR		 1052 return iommu_queue_command(iommu, &cmd);
1053}
09ee17eb 1054
7d0c5cc5
JR		 1055static void iommu_flush_dte_all(struct amd_iommu *iommu)
1056{
1057 u32 devid;
09ee17eb 1058
7d0c5cc5
JR		 1059 for (devid = 0; devid <= 0xffff; ++devid)
1060 iommu_flush_dte(iommu, devid);
a19ae1ec 1061
7d0c5cc5
JR		 1062 iommu_completion_wait(iommu);
1063}
84df8175 1064
7d0c5cc5
JR		 1065/*
1066 * This function uses heavy locking and may disable irqs for some time. But
1067 * this is no issue because it is only called during resume.
1068 */
1069static void iommu_flush_tlb_all(struct amd_iommu *iommu)
1070{
1071 u32 dom_id;
a19ae1ec 1072
7d0c5cc5
JR		 1073 for (dom_id = 0; dom_id <= 0xffff; ++dom_id) {
1074 struct iommu_cmd cmd;
1075 build_inv_iommu_pages(&cmd, 0, CMD_INV_IOMMU_ALL_PAGES_ADDRESS,
1076 dom_id, 1);
1077 iommu_queue_command(iommu, &cmd);
1078 }
8eed9833 1079
7d0c5cc5 1080 iommu_completion_wait(iommu);
a19ae1ec
JR		 1081}
1082
58fc7f14 1083static void iommu_flush_all(struct amd_iommu *iommu)
0518a3a4 1084{
58fc7f14 1085 struct iommu_cmd cmd;
0518a3a4 1086
58fc7f14 1087 build_inv_all(&cmd);
0518a3a4 1088
58fc7f14
JR		 1089 iommu_queue_command(iommu, &cmd);
1090 iommu_completion_wait(iommu);
1091}
1092
7ef2798d
JR		 1093static void iommu_flush_irt(struct amd_iommu *iommu, u16 devid)
1094{
1095 struct iommu_cmd cmd;
1096
1097 build_inv_irt(&cmd, devid);
1098
1099 iommu_queue_command(iommu, &cmd);
1100}
1101
1102static void iommu_flush_irt_all(struct amd_iommu *iommu)
1103{
1104 u32 devid;
1105
1106 for (devid = 0; devid <= MAX_DEV_TABLE_ENTRIES; devid++)
1107 iommu_flush_irt(iommu, devid);
1108
1109 iommu_completion_wait(iommu);
1110}
1111
7d0c5cc5
JR		 1112void iommu_flush_all_caches(struct amd_iommu *iommu)
1113{
58fc7f14
JR		 1114 if (iommu_feature(iommu, FEATURE_IA)) {
1115 iommu_flush_all(iommu);
1116 } else {
1117 iommu_flush_dte_all(iommu);
7ef2798d 1118 iommu_flush_irt_all(iommu);
58fc7f14 1119 iommu_flush_tlb_all(iommu);
0518a3a4
JR		 1120 }
1121}
1122
431b2a20 1123/*
cb41ed85 1124 * Command send function for flushing on-device TLB
431b2a20 1125 */
6c542047
JR		 1126static int device_flush_iotlb(struct iommu_dev_data *dev_data,
1127 u64 address, size_t size)
3fa43655
JR		 1128{
1129 struct amd_iommu *iommu;
b00d3bcf 1130 struct iommu_cmd cmd;
cb41ed85 1131 int qdep;
3fa43655 1132
ea61cddb
JR		 1133 qdep = dev_data->ats.qdep;
1134 iommu = amd_iommu_rlookup_table[dev_data->devid];
3fa43655 1135
ea61cddb 1136 build_inv_iotlb_pages(&cmd, dev_data->devid, qdep, address, size);
b00d3bcf
JR		 1137
1138 return iommu_queue_command(iommu, &cmd);
3fa43655
JR		 1139}
1140
431b2a20 1141/*
431b2a20 1142 * Command send function for invalidating a device table entry
431b2a20 1143 */
6c542047 1144static int device_flush_dte(struct iommu_dev_data *dev_data)
a19ae1ec 1145{
3fa43655 1146 struct amd_iommu *iommu;
ee2fa743 1147 int ret;
a19ae1ec 1148
6c542047 1149 iommu = amd_iommu_rlookup_table[dev_data->devid];
a19ae1ec 1150
f62dda66 1151 ret = iommu_flush_dte(iommu, dev_data->devid);
cb41ed85
JR		 1152 if (ret)
1153 return ret;
1154
ea61cddb 1155 if (dev_data->ats.enabled)
6c542047 1156 ret = device_flush_iotlb(dev_data, 0, ~0UL);
ee2fa743 1157
ee2fa743 1158 return ret;
a19ae1ec
JR		 1159}
1160
431b2a20
JR		 1161/*
1162 * TLB invalidation function which is called from the mapping functions.
1163 * It invalidates a single PTE if the range to flush is within a single
1164 * page. Otherwise it flushes the whole TLB of the IOMMU.
1165 */
17b124bf
JR		 1166static void __domain_flush_pages(struct protection_domain *domain,
1167 u64 address, size_t size, int pde)
a19ae1ec 1168{
cb41ed85 1169 struct iommu_dev_data *dev_data;
11b6402c
JR		 1170 struct iommu_cmd cmd;
1171 int ret = 0, i;
a19ae1ec 1172
11b6402c 1173 build_inv_iommu_pages(&cmd, address, size, domain->id, pde);
999ba417 1174
6de8ad9b
JR		 1175 for (i = 0; i < amd_iommus_present; ++i) {
1176 if (!domain->dev_iommu[i])
1177 continue;
1178
1179 /*
1180 * Devices of this domain are behind this IOMMU
1181 * We need a TLB flush
1182 */
11b6402c 1183 ret |= iommu_queue_command(amd_iommus[i], &cmd);
6de8ad9b
JR		 1184 }
1185
cb41ed85 1186 list_for_each_entry(dev_data, &domain->dev_list, list) {
cb41ed85 1187
ea61cddb 1188 if (!dev_data->ats.enabled)
cb41ed85
JR		 1189 continue;
1190
6c542047 1191 ret |= device_flush_iotlb(dev_data, address, size);
cb41ed85
JR		 1192 }
1193
11b6402c 1194 WARN_ON(ret);
6de8ad9b
JR		 1195}
1196
17b124bf
JR		 1197static void domain_flush_pages(struct protection_domain *domain,
1198 u64 address, size_t size)
6de8ad9b 1199{
17b124bf 1200 __domain_flush_pages(domain, address, size, 0);
a19ae1ec 1201}
b6c02715 1202
1c655773 1203/* Flush the whole IO/TLB for a given protection domain */
17b124bf 1204static void domain_flush_tlb(struct protection_domain *domain)
1c655773 1205{
17b124bf 1206 __domain_flush_pages(domain, 0, CMD_INV_IOMMU_ALL_PAGES_ADDRESS, 0);
1c655773
JR		 1207}
1208
42a49f96 1209/* Flush the whole IO/TLB for a given protection domain - including PDE */
17b124bf 1210static void domain_flush_tlb_pde(struct protection_domain *domain)
42a49f96 1211{
17b124bf 1212 __domain_flush_pages(domain, 0, CMD_INV_IOMMU_ALL_PAGES_ADDRESS, 1);
42a49f96
CW		 1213}
1214
17b124bf 1215static void domain_flush_complete(struct protection_domain *domain)
b00d3bcf 1216{
17b124bf 1217 int i;
18811f55 1218
17b124bf
JR		 1219 for (i = 0; i < amd_iommus_present; ++i) {
1220 if (!domain->dev_iommu[i])
1221 continue;
bfd1be18 1222
17b124bf
JR		 1223 /*
1224 * Devices of this domain are behind this IOMMU
1225 * We need to wait for completion of all commands.
1226 */
1227 iommu_completion_wait(amd_iommus[i]);
bfd1be18 1228 }
e394d72a
JR		 1229}
1230
b00d3bcf 1231
09b42804 1232/*
b00d3bcf 1233 * This function flushes the DTEs for all devices in domain
09b42804 1234 */
17b124bf 1235static void domain_flush_devices(struct protection_domain *domain)
e394d72a 1236{
b00d3bcf 1237 struct iommu_dev_data *dev_data;
b26e81b8 1238
b00d3bcf 1239 list_for_each_entry(dev_data, &domain->dev_list, list)
6c542047 1240 device_flush_dte(dev_data);
a345b23b
JR		 1241}
1242
431b2a20
JR		 1243/****************************************************************************
1244 *
1245 * The functions below are used the create the page table mappings for
1246 * unity mapped regions.
1247 *
1248 ****************************************************************************/
1249
308973d3
JR		 1250/*
1251 * This function is used to add another level to an IO page table. Adding
1252 * another level increases the size of the address space by 9 bits to a size up
1253 * to 64 bits.
1254 */
1255static bool increase_address_space(struct protection_domain *domain,
1256 gfp_t gfp)
1257{
1258 u64 *pte;
1259
1260 if (domain->mode == PAGE_MODE_6_LEVEL)
1261 /* address space already 64 bit large */
1262 return false;
1263
1264 pte = (void *)get_zeroed_page(gfp);
1265 if (!pte)
1266 return false;
1267
1268 *pte = PM_LEVEL_PDE(domain->mode,
1269 virt_to_phys(domain->pt_root));
1270 domain->pt_root = pte;
1271 domain->mode += 1;
1272 domain->updated = true;
1273
1274 return true;
1275}
1276
1277static u64 *alloc_pte(struct protection_domain *domain,
1278 unsigned long address,
cbb9d729 1279 unsigned long page_size,
308973d3
JR		 1280 u64 **pte_page,
1281 gfp_t gfp)
1282{
cbb9d729 1283 int level, end_lvl;
308973d3 1284 u64 *pte, *page;
cbb9d729
JR		 1285
1286 BUG_ON(!is_power_of_2(page_size));
308973d3
JR		 1287
1288 while (address > PM_LEVEL_SIZE(domain->mode))
1289 increase_address_space(domain, gfp);
1290
cbb9d729
JR		 1291 level = domain->mode - 1;
1292 pte = &domain->pt_root[PM_LEVEL_INDEX(level, address)];
1293 address = PAGE_SIZE_ALIGN(address, page_size);
1294 end_lvl = PAGE_SIZE_LEVEL(page_size);
308973d3
JR		 1295
1296 while (level > end_lvl) {
1297 if (!IOMMU_PTE_PRESENT(*pte)) {
1298 page = (u64 *)get_zeroed_page(gfp);
1299 if (!page)
1300 return NULL;
1301 *pte = PM_LEVEL_PDE(level, virt_to_phys(page));
1302 }
1303
cbb9d729
JR		 1304 /* No level skipping support yet */
1305 if (PM_PTE_LEVEL(*pte) != level)
1306 return NULL;
1307
308973d3
JR		 1308 level -= 1;
1309
1310 pte = IOMMU_PTE_PAGE(*pte);
1311
1312 if (pte_page && level == end_lvl)
1313 *pte_page = pte;
1314
1315 pte = &pte[PM_LEVEL_INDEX(level, address)];
1316 }
1317
1318 return pte;
1319}
1320
1321/*
1322 * This function checks if there is a PTE for a given dma address. If
1323 * there is one, it returns the pointer to it.
1324 */
3039ca1b
JR		 1325static u64 *fetch_pte(struct protection_domain *domain,
1326 unsigned long address,
1327 unsigned long *page_size)
308973d3
JR		 1328{
1329 int level;
1330 u64 *pte;
1331
24cd7723
JR		 1332 if (address > PM_LEVEL_SIZE(domain->mode))
1333 return NULL;
1334
3039ca1b
JR		 1335 level = domain->mode - 1;
1336 pte = &domain->pt_root[PM_LEVEL_INDEX(level, address)];
1337 *page_size = PTE_LEVEL_PAGE_SIZE(level);
308973d3 1338
24cd7723
JR		 1339 while (level > 0) {
1340
1341 /* Not Present */
308973d3
JR		 1342 if (!IOMMU_PTE_PRESENT(*pte))
1343 return NULL;
1344
24cd7723 1345 /* Large PTE */
3039ca1b
JR		 1346 if (PM_PTE_LEVEL(*pte) == 7 ||
1347 PM_PTE_LEVEL(*pte) == 0)
1348 break;
24cd7723
JR		 1349
1350 /* No level skipping support yet */
1351 if (PM_PTE_LEVEL(*pte) != level)
1352 return NULL;
1353
308973d3
JR		 1354 level -= 1;
1355
24cd7723 1356 /* Walk to the next level */
3039ca1b
JR		 1357 pte = IOMMU_PTE_PAGE(*pte);
1358 pte = &pte[PM_LEVEL_INDEX(level, address)];
1359 *page_size = PTE_LEVEL_PAGE_SIZE(level);
1360 }
1361
1362 if (PM_PTE_LEVEL(*pte) == 0x07) {
1363 unsigned long pte_mask;
1364
1365 /*
1366 * If we have a series of large PTEs, make
1367 * sure to return a pointer to the first one.
1368 */
1369 *page_size = pte_mask = PTE_PAGE_SIZE(*pte);
1370 pte_mask = ~((PAGE_SIZE_PTE_COUNT(pte_mask) << 3) - 1);
1371 pte = (u64 *)(((unsigned long)pte) & pte_mask);
308973d3
JR		 1372 }
1373
1374 return pte;
1375}
1376
431b2a20
JR		 1377/*
1378 * Generic mapping functions. It maps a physical address into a DMA
1379 * address space. It allocates the page table pages if necessary.
1380 * In the future it can be extended to a generic mapping function
1381 * supporting all features of AMD IOMMU page tables like level skipping
1382 * and full 64 bit address spaces.
1383 */
38e817fe
JR		 1384static int iommu_map_page(struct protection_domain *dom,
1385 unsigned long bus_addr,
1386 unsigned long phys_addr,
abdc5eb3 1387 int prot,
cbb9d729 1388 unsigned long page_size)
bd0e5211 1389{
8bda3092 1390 u64 __pte, *pte;
cbb9d729 1391 int i, count;
abdc5eb3 1392
d4b03664
JR		 1393 BUG_ON(!IS_ALIGNED(bus_addr, page_size));
1394 BUG_ON(!IS_ALIGNED(phys_addr, page_size));
1395
bad1cac2 1396 if (!(prot & IOMMU_PROT_MASK))
bd0e5211
JR		 1397 return -EINVAL;
1398
d4b03664
JR		 1399 count = PAGE_SIZE_PTE_COUNT(page_size);
1400 pte = alloc_pte(dom, bus_addr, page_size, NULL, GFP_KERNEL);
cbb9d729 1401
63eaa75e
ML		 1402 if (!pte)
1403 return -ENOMEM;
1404
cbb9d729
JR		 1405 for (i = 0; i < count; ++i)
1406 if (IOMMU_PTE_PRESENT(pte[i]))
1407 return -EBUSY;
bd0e5211 1408
d4b03664 1409 if (count > 1) {
cbb9d729
JR		 1410 __pte = PAGE_SIZE_PTE(phys_addr, page_size);
1411 __pte |= PM_LEVEL_ENC(7) | IOMMU_PTE_P | IOMMU_PTE_FC;
1412 } else
1413 __pte = phys_addr | IOMMU_PTE_P | IOMMU_PTE_FC;
bd0e5211 1414
bd0e5211
JR		 1415 if (prot & IOMMU_PROT_IR)
1416 __pte |= IOMMU_PTE_IR;
1417 if (prot & IOMMU_PROT_IW)
1418 __pte |= IOMMU_PTE_IW;
1419
cbb9d729
JR		 1420 for (i = 0; i < count; ++i)
1421 pte[i] = __pte;
bd0e5211 1422
04bfdd84
JR		 1423 update_domain(dom);
1424
bd0e5211
JR		 1425 return 0;
1426}
1427
24cd7723
JR		 1428static unsigned long iommu_unmap_page(struct protection_domain *dom,
1429 unsigned long bus_addr,
1430 unsigned long page_size)
eb74ff6c 1431{
71b390e9
JR		 1432 unsigned long long unmapped;
1433 unsigned long unmap_size;
24cd7723
JR		 1434 u64 *pte;
1435
1436 BUG_ON(!is_power_of_2(page_size));
1437
1438 unmapped = 0;
eb74ff6c 1439
24cd7723
JR		 1440 while (unmapped < page_size) {
1441
71b390e9
JR		 1442 pte = fetch_pte(dom, bus_addr, &unmap_size);
1443
1444 if (pte) {
1445 int i, count;
1446
1447 count = PAGE_SIZE_PTE_COUNT(unmap_size);
24cd7723
JR		 1448 for (i = 0; i < count; i++)
1449 pte[i] = 0ULL;
1450 }
1451
1452 bus_addr = (bus_addr & ~(unmap_size - 1)) + unmap_size;
1453 unmapped += unmap_size;
1454 }
1455
60d0ca3c 1456 BUG_ON(unmapped && !is_power_of_2(unmapped));
eb74ff6c 1457
24cd7723 1458 return unmapped;
eb74ff6c 1459}
eb74ff6c 1460
431b2a20
JR		 1461/*
1462 * This function checks if a specific unity mapping entry is needed for
1463 * this specific IOMMU.
1464 */
bd0e5211
JR		 1465static int iommu_for_unity_map(struct amd_iommu *iommu,
1466 struct unity_map_entry *entry)
1467{
1468 u16 bdf, i;
1469
1470 for (i = entry->devid_start; i <= entry->devid_end; ++i) {
1471 bdf = amd_iommu_alias_table[i];
1472 if (amd_iommu_rlookup_table[bdf] == iommu)
1473 return 1;
1474 }
1475
1476 return 0;
1477}
1478
431b2a20
JR		 1479/*
1480 * This function actually applies the mapping to the page table of the
1481 * dma_ops domain.
1482 */
bd0e5211
JR		 1483static int dma_ops_unity_map(struct dma_ops_domain *dma_dom,
1484 struct unity_map_entry *e)
1485{
1486 u64 addr;
1487 int ret;
1488
1489 for (addr = e->address_start; addr < e->address_end;
1490 addr += PAGE_SIZE) {
abdc5eb3 1491 ret = iommu_map_page(&dma_dom->domain, addr, addr, e->prot,
cbb9d729 1492 PAGE_SIZE);
bd0e5211
JR		 1493 if (ret)
1494 return ret;
1495 /*
1496 * if unity mapping is in aperture range mark the page
1497 * as allocated in the aperture
1498 */
1499 if (addr < dma_dom->aperture_size)
c3239567 1500 __set_bit(addr >> PAGE_SHIFT,
384de729 1501 dma_dom->aperture[0]->bitmap);
bd0e5211
JR		 1502 }
1503
1504 return 0;
1505}
1506
171e7b37
JR		 1507/*
1508 * Init the unity mappings for a specific IOMMU in the system
1509 *
1510 * Basically iterates over all unity mapping entries and applies them to
1511 * the default domain DMA of that IOMMU if necessary.
1512 */
1513static int iommu_init_unity_mappings(struct amd_iommu *iommu)
1514{
1515 struct unity_map_entry *entry;
1516 int ret;
1517
1518 list_for_each_entry(entry, &amd_iommu_unity_map, list) {
1519 if (!iommu_for_unity_map(iommu, entry))
1520 continue;
1521 ret = dma_ops_unity_map(iommu->default_dom, entry);
1522 if (ret)
1523 return ret;
1524 }
1525
1526 return 0;
1527}
1528
431b2a20
JR		 1529/*
1530 * Inits the unity mappings required for a specific device
1531 */
bd0e5211
JR		 1532static int init_unity_mappings_for_device(struct dma_ops_domain *dma_dom,
1533 u16 devid)
1534{
1535 struct unity_map_entry *e;
1536 int ret;
1537
1538 list_for_each_entry(e, &amd_iommu_unity_map, list) {
1539 if (!(devid >= e->devid_start && devid <= e->devid_end))
1540 continue;
1541 ret = dma_ops_unity_map(dma_dom, e);
1542 if (ret)
1543 return ret;
1544 }
1545
1546 return 0;
1547}
1548
431b2a20
JR		 1549/****************************************************************************
1550 *
1551 * The next functions belong to the address allocator for the dma_ops
1552 * interface functions. They work like the allocators in the other IOMMU
1553 * drivers. Its basically a bitmap which marks the allocated pages in
1554 * the aperture. Maybe it could be enhanced in the future to a more
1555 * efficient allocator.
1556 *
1557 ****************************************************************************/
d3086444 1558
431b2a20 1559/*
384de729 1560 * The address allocator core functions.
431b2a20
JR		 1561 *
1562 * called with domain->lock held
1563 */
384de729 1564
171e7b37
JR		 1565/*
1566 * Used to reserve address ranges in the aperture (e.g. for exclusion
1567 * ranges.
1568 */
1569static void dma_ops_reserve_addresses(struct dma_ops_domain *dom,
1570 unsigned long start_page,
1571 unsigned int pages)
1572{
1573 unsigned int i, last_page = dom->aperture_size >> PAGE_SHIFT;
1574
1575 if (start_page + pages > last_page)
1576 pages = last_page - start_page;
1577
1578 for (i = start_page; i < start_page + pages; ++i) {
1579 int index = i / APERTURE_RANGE_PAGES;
1580 int page = i % APERTURE_RANGE_PAGES;
1581 __set_bit(page, dom->aperture[index]->bitmap);
1582 }
1583}
1584
9cabe89b
JR		 1585/*
1586 * This function is used to add a new aperture range to an existing
1587 * aperture in case of dma_ops domain allocation or address allocation
1588 * failure.
1589 */
576175c2 1590static int alloc_new_range(struct dma_ops_domain *dma_dom,
9cabe89b
JR		 1591 bool populate, gfp_t gfp)
1592{
1593 int index = dma_dom->aperture_size >> APERTURE_RANGE_SHIFT;
576175c2 1594 struct amd_iommu *iommu;
5d7c94c3 1595 unsigned long i, old_size, pte_pgsize;
9cabe89b 1596
f5e9705c
JR		 1597#ifdef CONFIG_IOMMU_STRESS
1598 populate = false;
1599#endif
1600
9cabe89b
JR		 1601 if (index >= APERTURE_MAX_RANGES)
1602 return -ENOMEM;
1603
1604 dma_dom->aperture[index] = kzalloc(sizeof(struct aperture_range), gfp);
1605 if (!dma_dom->aperture[index])
1606 return -ENOMEM;
1607
1608 dma_dom->aperture[index]->bitmap = (void *)get_zeroed_page(gfp);
1609 if (!dma_dom->aperture[index]->bitmap)
1610 goto out_free;
1611
1612 dma_dom->aperture[index]->offset = dma_dom->aperture_size;
1613
1614 if (populate) {
1615 unsigned long address = dma_dom->aperture_size;
1616 int i, num_ptes = APERTURE_RANGE_PAGES / 512;
1617 u64 *pte, *pte_page;
1618
1619 for (i = 0; i < num_ptes; ++i) {
cbb9d729 1620 pte = alloc_pte(&dma_dom->domain, address, PAGE_SIZE,
9cabe89b
JR		 1621 &pte_page, gfp);
1622 if (!pte)
1623 goto out_free;
1624
1625 dma_dom->aperture[index]->pte_pages[i] = pte_page;
1626
1627 address += APERTURE_RANGE_SIZE / 64;
1628 }
1629 }
1630
17f5b569 1631 old_size = dma_dom->aperture_size;
9cabe89b
JR		 1632 dma_dom->aperture_size += APERTURE_RANGE_SIZE;
1633
17f5b569
JR		 1634 /* Reserve address range used for MSI messages */
1635 if (old_size < MSI_ADDR_BASE_LO &&
1636 dma_dom->aperture_size > MSI_ADDR_BASE_LO) {
1637 unsigned long spage;
1638 int pages;
1639
1640 pages = iommu_num_pages(MSI_ADDR_BASE_LO, 0x10000, PAGE_SIZE);
1641 spage = MSI_ADDR_BASE_LO >> PAGE_SHIFT;
1642
1643 dma_ops_reserve_addresses(dma_dom, spage, pages);
1644 }
1645
b595076a 1646 /* Initialize the exclusion range if necessary */
576175c2
JR		 1647 for_each_iommu(iommu) {
1648 if (iommu->exclusion_start &&
1649 iommu->exclusion_start >= dma_dom->aperture[index]->offset
1650 && iommu->exclusion_start < dma_dom->aperture_size) {
1651 unsigned long startpage;
1652 int pages = iommu_num_pages(iommu->exclusion_start,
1653 iommu->exclusion_length,
1654 PAGE_SIZE);
1655 startpage = iommu->exclusion_start >> PAGE_SHIFT;
1656 dma_ops_reserve_addresses(dma_dom, startpage, pages);
1657 }
00cd122a
JR		 1658 }
1659
1660 /*
1661 * Check for areas already mapped as present in the new aperture
1662 * range and mark those pages as reserved in the allocator. Such
1663 * mappings may already exist as a result of requested unity
1664 * mappings for devices.
1665 */
1666 for (i = dma_dom->aperture[index]->offset;
1667 i < dma_dom->aperture_size;
5d7c94c3 1668 i += pte_pgsize) {
3039ca1b 1669 u64 *pte = fetch_pte(&dma_dom->domain, i, &pte_pgsize);
00cd122a
JR		 1670 if (!pte || !IOMMU_PTE_PRESENT(*pte))
1671 continue;
1672
5d7c94c3
JR		 1673 dma_ops_reserve_addresses(dma_dom, i >> PAGE_SHIFT,
1674 pte_pgsize >> 12);
00cd122a
JR		 1675 }
1676
04bfdd84
JR		 1677 update_domain(&dma_dom->domain);
1678
9cabe89b
JR		 1679 return 0;
1680
1681out_free:
04bfdd84
JR		 1682 update_domain(&dma_dom->domain);
1683
9cabe89b
JR		 1684 free_page((unsigned long)dma_dom->aperture[index]->bitmap);
1685
1686 kfree(dma_dom->aperture[index]);
1687 dma_dom->aperture[index] = NULL;
1688
1689 return -ENOMEM;
1690}
1691
384de729
JR		 1692static unsigned long dma_ops_area_alloc(struct device *dev,
1693 struct dma_ops_domain *dom,
1694 unsigned int pages,
1695 unsigned long align_mask,
1696 u64 dma_mask,
1697 unsigned long start)
1698{
803b8cb4 1699 unsigned long next_bit = dom->next_address % APERTURE_RANGE_SIZE;
384de729
JR		 1700 int max_index = dom->aperture_size >> APERTURE_RANGE_SHIFT;
1701 int i = start >> APERTURE_RANGE_SHIFT;
e6aabee0 1702 unsigned long boundary_size, mask;
384de729
JR		 1703 unsigned long address = -1;
1704 unsigned long limit;
1705
803b8cb4
JR		 1706 next_bit >>= PAGE_SHIFT;
1707
e6aabee0
JR		 1708 mask = dma_get_seg_boundary(dev);
1709
1710 boundary_size = mask + 1 ? ALIGN(mask + 1, PAGE_SIZE) >> PAGE_SHIFT :
1711 1UL << (BITS_PER_LONG - PAGE_SHIFT);
384de729
JR		 1712
1713 for (;i < max_index; ++i) {
1714 unsigned long offset = dom->aperture[i]->offset >> PAGE_SHIFT;
1715
1716 if (dom->aperture[i]->offset >= dma_mask)
1717 break;
1718
1719 limit = iommu_device_max_index(APERTURE_RANGE_PAGES, offset,
1720 dma_mask >> PAGE_SHIFT);
1721
1722 address = iommu_area_alloc(dom->aperture[i]->bitmap,
1723 limit, next_bit, pages, 0,
1724 boundary_size, align_mask);
1725 if (address != -1) {
1726 address = dom->aperture[i]->offset +
1727 (address << PAGE_SHIFT);
803b8cb4 1728 dom->next_address = address + (pages << PAGE_SHIFT);
384de729
JR		 1729 break;
1730 }
1731
1732 next_bit = 0;
1733 }
1734
1735 return address;
1736}
1737
d3086444
JR		 1738static unsigned long dma_ops_alloc_addresses(struct device *dev,
1739 struct dma_ops_domain *dom,
6d4f343f 1740 unsigned int pages,
832a90c3
JR		 1741 unsigned long align_mask,
1742 u64 dma_mask)
d3086444 1743{
d3086444 1744 unsigned long address;
d3086444 1745
fe16f088
JR		 1746#ifdef CONFIG_IOMMU_STRESS
1747 dom->next_address = 0;
1748 dom->need_flush = true;
1749#endif
d3086444 1750
384de729 1751 address = dma_ops_area_alloc(dev, dom, pages, align_mask,
803b8cb4 1752 dma_mask, dom->next_address);
d3086444 1753
1c655773 1754 if (address == -1) {
803b8cb4 1755 dom->next_address = 0;
384de729
JR		 1756 address = dma_ops_area_alloc(dev, dom, pages, align_mask,
1757 dma_mask, 0);
1c655773
JR		 1758 dom->need_flush = true;
1759 }
d3086444 1760
384de729 1761 if (unlikely(address == -1))
8fd524b3 1762 address = DMA_ERROR_CODE;
d3086444
JR		 1763
1764 WARN_ON((address + (PAGE_SIZE*pages)) > dom->aperture_size);
1765
1766 return address;
1767}
1768
431b2a20
JR		 1769/*
1770 * The address free function.
1771 *
1772 * called with domain->lock held
1773 */
d3086444
JR		 1774static void dma_ops_free_addresses(struct dma_ops_domain *dom,
1775 unsigned long address,
1776 unsigned int pages)
1777{
384de729
JR		 1778 unsigned i = address >> APERTURE_RANGE_SHIFT;
1779 struct aperture_range *range = dom->aperture[i];
80be308d 1780
384de729
JR		 1781 BUG_ON(i >= APERTURE_MAX_RANGES || range == NULL);
1782
47bccd6b
JR		 1783#ifdef CONFIG_IOMMU_STRESS
1784 if (i < 4)
1785 return;
1786#endif
80be308d 1787
803b8cb4 1788 if (address >= dom->next_address)
80be308d 1789 dom->need_flush = true;
384de729
JR		 1790
1791 address = (address % APERTURE_RANGE_SIZE) >> PAGE_SHIFT;
803b8cb4 1792
a66022c4 1793 bitmap_clear(range->bitmap, address, pages);
384de729 1794
d3086444
JR		 1795}
1796
431b2a20
JR		 1797/****************************************************************************
1798 *
1799 * The next functions belong to the domain allocation. A domain is
1800 * allocated for every IOMMU as the default domain. If device isolation
1801 * is enabled, every device get its own domain. The most important thing
1802 * about domains is the page table mapping the DMA address space they
1803 * contain.
1804 *
1805 ****************************************************************************/
1806
aeb26f55
JR		 1807/*
1808 * This function adds a protection domain to the global protection domain list
1809 */
1810static void add_domain_to_list(struct protection_domain *domain)
1811{
1812 unsigned long flags;
1813
1814 spin_lock_irqsave(&amd_iommu_pd_lock, flags);
1815 list_add(&domain->list, &amd_iommu_pd_list);
1816 spin_unlock_irqrestore(&amd_iommu_pd_lock, flags);
1817}
1818
1819/*
1820 * This function removes a protection domain to the global
1821 * protection domain list
1822 */
1823static void del_domain_from_list(struct protection_domain *domain)
1824{
1825 unsigned long flags;
1826
1827 spin_lock_irqsave(&amd_iommu_pd_lock, flags);
1828 list_del(&domain->list);
1829 spin_unlock_irqrestore(&amd_iommu_pd_lock, flags);
1830}
1831
ec487d1a
JR		 1832static u16 domain_id_alloc(void)
1833{
1834 unsigned long flags;
1835 int id;
1836
1837 write_lock_irqsave(&amd_iommu_devtable_lock, flags);
1838 id = find_first_zero_bit(amd_iommu_pd_alloc_bitmap, MAX_DOMAIN_ID);
1839 BUG_ON(id == 0);
1840 if (id > 0 && id < MAX_DOMAIN_ID)
1841 __set_bit(id, amd_iommu_pd_alloc_bitmap);
1842 else
1843 id = 0;
1844 write_unlock_irqrestore(&amd_iommu_devtable_lock, flags);
1845
1846 return id;
1847}
1848
a2acfb75
JR		 1849static void domain_id_free(int id)
1850{
1851 unsigned long flags;
1852
1853 write_lock_irqsave(&amd_iommu_devtable_lock, flags);
1854 if (id > 0 && id < MAX_DOMAIN_ID)
1855 __clear_bit(id, amd_iommu_pd_alloc_bitmap);
1856 write_unlock_irqrestore(&amd_iommu_devtable_lock, flags);
1857}
a2acfb75 1858
5c34c403
JR		 1859#define DEFINE_FREE_PT_FN(LVL, FN) \
1860static void free_pt_##LVL (unsigned long __pt) \
1861{ \
1862 unsigned long p; \
1863 u64 *pt; \
1864 int i; \
1865 \
1866 pt = (u64 *)__pt; \
1867 \
1868 for (i = 0; i < 512; ++i) { \
1869 if (!IOMMU_PTE_PRESENT(pt[i])) \
1870 continue; \
1871 \
1872 p = (unsigned long)IOMMU_PTE_PAGE(pt[i]); \
1873 FN(p); \
1874 } \
1875 free_page((unsigned long)pt); \
1876}
1877
1878DEFINE_FREE_PT_FN(l2, free_page)
1879DEFINE_FREE_PT_FN(l3, free_pt_l2)
1880DEFINE_FREE_PT_FN(l4, free_pt_l3)
1881DEFINE_FREE_PT_FN(l5, free_pt_l4)
1882DEFINE_FREE_PT_FN(l6, free_pt_l5)
1883
86db2e5d 1884static void free_pagetable(struct protection_domain *domain)
ec487d1a 1885{
5c34c403 1886 unsigned long root = (unsigned long)domain->pt_root;
ec487d1a 1887
5c34c403
JR		 1888 switch (domain->mode) {
1889 case PAGE_MODE_NONE:
1890 break;
1891 case PAGE_MODE_1_LEVEL:
1892 free_page(root);
1893 break;
1894 case PAGE_MODE_2_LEVEL:
1895 free_pt_l2(root);
1896 break;
1897 case PAGE_MODE_3_LEVEL:
1898 free_pt_l3(root);
1899 break;
1900 case PAGE_MODE_4_LEVEL:
1901 free_pt_l4(root);
1902 break;
1903 case PAGE_MODE_5_LEVEL:
1904 free_pt_l5(root);
1905 break;
1906 case PAGE_MODE_6_LEVEL:
1907 free_pt_l6(root);
1908 break;
1909 default:
1910 BUG();
ec487d1a 1911 }
ec487d1a
JR		 1912}
1913
b16137b1
JR		 1914static void free_gcr3_tbl_level1(u64 *tbl)
1915{
1916 u64 *ptr;
1917 int i;
1918
1919 for (i = 0; i < 512; ++i) {
1920 if (!(tbl[i] & GCR3_VALID))
1921 continue;
1922
1923 ptr = __va(tbl[i] & PAGE_MASK);
1924
1925 free_page((unsigned long)ptr);
1926 }
1927}
1928
1929static void free_gcr3_tbl_level2(u64 *tbl)
1930{
1931 u64 *ptr;
1932 int i;
1933
1934 for (i = 0; i < 512; ++i) {
1935 if (!(tbl[i] & GCR3_VALID))
1936 continue;
1937
1938 ptr = __va(tbl[i] & PAGE_MASK);
1939
1940 free_gcr3_tbl_level1(ptr);
1941 }
1942}
1943
52815b75
JR		 1944static void free_gcr3_table(struct protection_domain *domain)
1945{
b16137b1
JR		 1946 if (domain->glx == 2)
1947 free_gcr3_tbl_level2(domain->gcr3_tbl);
1948 else if (domain->glx == 1)
1949 free_gcr3_tbl_level1(domain->gcr3_tbl);
1950 else if (domain->glx != 0)
1951 BUG();
1952
52815b75
JR		 1953 free_page((unsigned long)domain->gcr3_tbl);
1954}
1955
431b2a20
JR		 1956/*
1957 * Free a domain, only used if something went wrong in the
1958 * allocation path and we need to free an already allocated page table
1959 */
ec487d1a
JR		 1960static void dma_ops_domain_free(struct dma_ops_domain *dom)
1961{
384de729
JR		 1962 int i;
1963
ec487d1a
JR		 1964 if (!dom)
1965 return;
1966
aeb26f55
JR		 1967 del_domain_from_list(&dom->domain);
1968
86db2e5d 1969 free_pagetable(&dom->domain);
ec487d1a 1970
384de729
JR		 1971 for (i = 0; i < APERTURE_MAX_RANGES; ++i) {
1972 if (!dom->aperture[i])
1973 continue;
1974 free_page((unsigned long)dom->aperture[i]->bitmap);
1975 kfree(dom->aperture[i]);
1976 }
ec487d1a
JR		 1977
1978 kfree(dom);
1979}
1980
431b2a20
JR		 1981/*
1982 * Allocates a new protection domain usable for the dma_ops functions.
b595076a 1983 * It also initializes the page table and the address allocator data
431b2a20
JR		 1984 * structures required for the dma_ops interface
1985 */
87a64d52 1986static struct dma_ops_domain *dma_ops_domain_alloc(void)
ec487d1a
JR		 1987{
1988 struct dma_ops_domain *dma_dom;
ec487d1a
JR		 1989
1990 dma_dom = kzalloc(sizeof(struct dma_ops_domain), GFP_KERNEL);
1991 if (!dma_dom)
1992 return NULL;
1993
1994 spin_lock_init(&dma_dom->domain.lock);
1995
1996 dma_dom->domain.id = domain_id_alloc();
1997 if (dma_dom->domain.id == 0)
1998 goto free_dma_dom;
7c392cbe 1999 INIT_LIST_HEAD(&dma_dom->domain.dev_list);
8f7a017c 2000 dma_dom->domain.mode = PAGE_MODE_2_LEVEL;
ec487d1a 2001 dma_dom->domain.pt_root = (void *)get_zeroed_page(GFP_KERNEL);
9fdb19d6 2002 dma_dom->domain.flags = PD_DMA_OPS_MASK;
ec487d1a
JR		 2003 dma_dom->domain.priv = dma_dom;
2004 if (!dma_dom->domain.pt_root)
2005 goto free_dma_dom;
ec487d1a 2006
1c655773 2007 dma_dom->need_flush = false;
bd60b735 2008 dma_dom->target_dev = 0xffff;
1c655773 2009
aeb26f55
JR		 2010 add_domain_to_list(&dma_dom->domain);
2011
576175c2 2012 if (alloc_new_range(dma_dom, true, GFP_KERNEL))
ec487d1a 2013 goto free_dma_dom;
ec487d1a 2014
431b2a20 2015 /*
ec487d1a
JR		 2016 * mark the first page as allocated so we never return 0 as
2017 * a valid dma-address. So we can use 0 as error value
431b2a20 2018 */
384de729 2019 dma_dom->aperture[0]->bitmap[0] = 1;
803b8cb4 2020 dma_dom->next_address = 0;
ec487d1a 2021
ec487d1a
JR		 2022
2023 return dma_dom;
2024
2025free_dma_dom:
2026 dma_ops_domain_free(dma_dom);
2027
2028 return NULL;
2029}
2030
5b28df6f
JR		 2031/*
2032 * little helper function to check whether a given protection domain is a
2033 * dma_ops domain
2034 */
2035static bool dma_ops_domain(struct protection_domain *domain)
2036{
2037 return domain->flags & PD_DMA_OPS_MASK;
2038}
2039
fd7b5535 2040static void set_dte_entry(u16 devid, struct protection_domain *domain, bool ats)
b20ac0d4 2041{
132bd68f 2042 u64 pte_root = 0;
ee6c2868 2043 u64 flags = 0;
863c74eb 2044
132bd68f
JR		 2045 if (domain->mode != PAGE_MODE_NONE)
2046 pte_root = virt_to_phys(domain->pt_root);
2047
38ddf41b
JR		 2048 pte_root |= (domain->mode & DEV_ENTRY_MODE_MASK)
2049 << DEV_ENTRY_MODE_SHIFT;
2050 pte_root |= IOMMU_PTE_IR | IOMMU_PTE_IW | IOMMU_PTE_P | IOMMU_PTE_TV;
b20ac0d4 2051
ee6c2868
JR		 2052 flags = amd_iommu_dev_table[devid].data[1];
2053
fd7b5535
JR		 2054 if (ats)
2055 flags |= DTE_FLAG_IOTLB;
2056
52815b75
JR		 2057 if (domain->flags & PD_IOMMUV2_MASK) {
2058 u64 gcr3 = __pa(domain->gcr3_tbl);
2059 u64 glx = domain->glx;
2060 u64 tmp;
2061
2062 pte_root |= DTE_FLAG_GV;
2063 pte_root |= (glx & DTE_GLX_MASK) << DTE_GLX_SHIFT;
2064
2065 /* First mask out possible old values for GCR3 table */
2066 tmp = DTE_GCR3_VAL_B(~0ULL) << DTE_GCR3_SHIFT_B;
2067 flags &= ~tmp;
2068
2069 tmp = DTE_GCR3_VAL_C(~0ULL) << DTE_GCR3_SHIFT_C;
2070 flags &= ~tmp;
2071
2072 /* Encode GCR3 table into DTE */
2073 tmp = DTE_GCR3_VAL_A(gcr3) << DTE_GCR3_SHIFT_A;
2074 pte_root |= tmp;
2075
2076 tmp = DTE_GCR3_VAL_B(gcr3) << DTE_GCR3_SHIFT_B;
2077 flags |= tmp;
2078
2079 tmp = DTE_GCR3_VAL_C(gcr3) << DTE_GCR3_SHIFT_C;
2080 flags |= tmp;
2081 }
2082
ee6c2868
JR		 2083 flags &= ~(0xffffUL);
2084 flags |= domain->id;
2085
2086 amd_iommu_dev_table[devid].data[1] = flags;
2087 amd_iommu_dev_table[devid].data[0] = pte_root;
15898bbc
JR		 2088}
2089
2090static void clear_dte_entry(u16 devid)
2091{
15898bbc
JR		 2092 /* remove entry from the device table seen by the hardware */
2093 amd_iommu_dev_table[devid].data[0] = IOMMU_PTE_P | IOMMU_PTE_TV;
2094 amd_iommu_dev_table[devid].data[1] = 0;
15898bbc
JR		 2095
2096 amd_iommu_apply_erratum_63(devid);
7f760ddd
JR		 2097}
2098
ec9e79ef
JR		 2099static void do_attach(struct iommu_dev_data *dev_data,
2100 struct protection_domain *domain)
7f760ddd 2101{
7f760ddd 2102 struct amd_iommu *iommu;
ec9e79ef 2103 bool ats;
fd7b5535 2104
ec9e79ef
JR		 2105 iommu = amd_iommu_rlookup_table[dev_data->devid];
2106 ats = dev_data->ats.enabled;
7f760ddd
JR		 2107
2108 /* Update data structures */
2109 dev_data->domain = domain;
2110 list_add(&dev_data->list, &domain->dev_list);
f62dda66 2111 set_dte_entry(dev_data->devid, domain, ats);
7f760ddd
JR		 2112
2113 /* Do reference counting */
2114 domain->dev_iommu[iommu->index] += 1;
2115 domain->dev_cnt += 1;
2116
2117 /* Flush the DTE entry */
6c542047 2118 device_flush_dte(dev_data);
7f760ddd
JR		 2119}
2120
ec9e79ef 2121static void do_detach(struct iommu_dev_data *dev_data)
7f760ddd 2122{
7f760ddd 2123 struct amd_iommu *iommu;
7f760ddd 2124
ec9e79ef 2125 iommu = amd_iommu_rlookup_table[dev_data->devid];
15898bbc
JR		 2126
2127 /* decrease reference counters */
7f760ddd
JR		 2128 dev_data->domain->dev_iommu[iommu->index] -= 1;
2129 dev_data->domain->dev_cnt -= 1;
2130
2131 /* Update data structures */
2132 dev_data->domain = NULL;
2133 list_del(&dev_data->list);
f62dda66 2134 clear_dte_entry(dev_data->devid);
15898bbc 2135
7f760ddd 2136 /* Flush the DTE entry */
6c542047 2137 device_flush_dte(dev_data);
2b681faf
JR		 2138}
2139
2140/*
2141 * If a device is not yet associated with a domain, this function does
2142 * assigns it visible for the hardware
2143 */
ec9e79ef 2144static int __attach_device(struct iommu_dev_data *dev_data,
15898bbc 2145 struct protection_domain *domain)
2b681faf 2146{
397111ab 2147 struct iommu_dev_data *head, *entry;
84fe6c19 2148 int ret;
657cbb6b 2149
2b681faf
JR		 2150 /* lock domain */
2151 spin_lock(&domain->lock);
2152
397111ab 2153 head = dev_data;
15898bbc 2154
397111ab
JR		 2155 if (head->alias_data != NULL)
2156 head = head->alias_data;
eba6ac60 2157
397111ab 2158 /* Now we have the root of the alias group, if any */
15898bbc 2159
397111ab
JR		 2160 ret = -EBUSY;
2161 if (head->domain != NULL)
2162 goto out_unlock;
15898bbc 2163
397111ab
JR		 2164 /* Attach alias group root */
2165 do_attach(head, domain);
eba6ac60 2166
397111ab
JR		 2167 /* Attach other devices in the alias group */
2168 list_for_each_entry(entry, &head->alias_list, alias_list)
2169 do_attach(entry, domain);
24100055 2170
84fe6c19
JL		 2171 ret = 0;
2172
2173out_unlock:
2174
eba6ac60
JR		 2175 /* ready */
2176 spin_unlock(&domain->lock);
15898bbc 2177
84fe6c19 2178 return ret;
0feae533 2179}
b20ac0d4 2180
52815b75
JR		 2181
2182static void pdev_iommuv2_disable(struct pci_dev *pdev)
2183{
2184 pci_disable_ats(pdev);
2185 pci_disable_pri(pdev);
2186 pci_disable_pasid(pdev);
2187}
2188
6a113ddc
JR		 2189/* FIXME: Change generic reset-function to do the same */
2190static int pri_reset_while_enabled(struct pci_dev *pdev)
2191{
2192 u16 control;
2193 int pos;
2194
46277b75 2195 pos = pci_find_ext_capability(pdev, PCI_EXT_CAP_ID_PRI);
6a113ddc
JR		 2196 if (!pos)
2197 return -EINVAL;
2198
46277b75
JR		 2199 pci_read_config_word(pdev, pos + PCI_PRI_CTRL, &control);
2200 control |= PCI_PRI_CTRL_RESET;
2201 pci_write_config_word(pdev, pos + PCI_PRI_CTRL, control);
6a113ddc
JR		 2202
2203 return 0;
2204}
2205
52815b75
JR		 2206static int pdev_iommuv2_enable(struct pci_dev *pdev)
2207{
6a113ddc
JR		 2208 bool reset_enable;
2209 int reqs, ret;
2210
2211 /* FIXME: Hardcode number of outstanding requests for now */
2212 reqs = 32;
2213 if (pdev_pri_erratum(pdev, AMD_PRI_DEV_ERRATUM_LIMIT_REQ_ONE))
2214 reqs = 1;
2215 reset_enable = pdev_pri_erratum(pdev, AMD_PRI_DEV_ERRATUM_ENABLE_RESET);
52815b75
JR		 2216
2217 /* Only allow access to user-accessible pages */
2218 ret = pci_enable_pasid(pdev, 0);
2219 if (ret)
2220 goto out_err;
2221
2222 /* First reset the PRI state of the device */
2223 ret = pci_reset_pri(pdev);
2224 if (ret)
2225 goto out_err;
2226
6a113ddc
JR		 2227 /* Enable PRI */
2228 ret = pci_enable_pri(pdev, reqs);
52815b75
JR		 2229 if (ret)
2230 goto out_err;
2231
6a113ddc
JR		 2232 if (reset_enable) {
2233 ret = pri_reset_while_enabled(pdev);
2234 if (ret)
2235 goto out_err;
2236 }
2237
52815b75
JR		 2238 ret = pci_enable_ats(pdev, PAGE_SHIFT);
2239 if (ret)
2240 goto out_err;
2241
2242 return 0;
2243
2244out_err:
2245 pci_disable_pri(pdev);
2246 pci_disable_pasid(pdev);
2247
2248 return ret;
2249}
2250
c99afa25 2251/* FIXME: Move this to PCI code */
a3b93121 2252#define PCI_PRI_TLP_OFF (1 << 15)
c99afa25 2253
98f1ad25 2254static bool pci_pri_tlp_required(struct pci_dev *pdev)
c99afa25 2255{
a3b93121 2256 u16 status;
c99afa25
JR		 2257 int pos;
2258
46277b75 2259 pos = pci_find_ext_capability(pdev, PCI_EXT_CAP_ID_PRI);
c99afa25
JR		 2260 if (!pos)
2261 return false;
2262
a3b93121 2263 pci_read_config_word(pdev, pos + PCI_PRI_STATUS, &status);
c99afa25 2264
a3b93121 2265 return (status & PCI_PRI_TLP_OFF) ? true : false;
c99afa25
JR		 2266}
2267
407d733e 2268/*
df805abb 2269 * If a device is not yet associated with a domain, this function
407d733e
JR		 2270 * assigns it visible for the hardware
2271 */
15898bbc
JR		 2272static int attach_device(struct device *dev,
2273 struct protection_domain *domain)
0feae533 2274{
fd7b5535 2275 struct pci_dev *pdev = to_pci_dev(dev);
ea61cddb 2276 struct iommu_dev_data *dev_data;
eba6ac60 2277 unsigned long flags;
15898bbc 2278 int ret;
eba6ac60 2279
ea61cddb
JR		 2280 dev_data = get_dev_data(dev);
2281
52815b75
JR		 2282 if (domain->flags & PD_IOMMUV2_MASK) {
2283 if (!dev_data->iommu_v2 || !dev_data->passthrough)
2284 return -EINVAL;
2285
2286 if (pdev_iommuv2_enable(pdev) != 0)
2287 return -EINVAL;
2288
2289 dev_data->ats.enabled = true;
2290 dev_data->ats.qdep = pci_ats_queue_depth(pdev);
c99afa25 2291 dev_data->pri_tlp = pci_pri_tlp_required(pdev);
52815b75
JR		 2292 } else if (amd_iommu_iotlb_sup &&
2293 pci_enable_ats(pdev, PAGE_SHIFT) == 0) {
ea61cddb
JR		 2294 dev_data->ats.enabled = true;
2295 dev_data->ats.qdep = pci_ats_queue_depth(pdev);
2296 }
fd7b5535 2297
eba6ac60 2298 write_lock_irqsave(&amd_iommu_devtable_lock, flags);
ec9e79ef 2299 ret = __attach_device(dev_data, domain);
b20ac0d4
JR		 2300 write_unlock_irqrestore(&amd_iommu_devtable_lock, flags);
2301
0feae533
JR		 2302 /*
2303 * We might boot into a crash-kernel here. The crashed kernel
2304 * left the caches in the IOMMU dirty. So we have to flush
2305 * here to evict all dirty stuff.
2306 */
17b124bf 2307 domain_flush_tlb_pde(domain);
15898bbc
JR		 2308
2309 return ret;
b20ac0d4
JR		 2310}
2311
355bf553
JR		 2312/*
2313 * Removes a device from a protection domain (unlocked)
2314 */
ec9e79ef 2315static void __detach_device(struct iommu_dev_data *dev_data)
355bf553 2316{
397111ab 2317 struct iommu_dev_data *head, *entry;
2ca76279 2318 struct protection_domain *domain;
7c392cbe 2319 unsigned long flags;
c4596114 2320
7f760ddd 2321 BUG_ON(!dev_data->domain);
355bf553 2322
2ca76279
JR		 2323 domain = dev_data->domain;
2324
2325 spin_lock_irqsave(&domain->lock, flags);
24100055 2326
397111ab
JR		 2327 head = dev_data;
2328 if (head->alias_data != NULL)
2329 head = head->alias_data;
71f77580 2330
397111ab
JR		 2331 list_for_each_entry(entry, &head->alias_list, alias_list)
2332 do_detach(entry);
24100055 2333
397111ab 2334 do_detach(head);
7f760ddd 2335
2ca76279 2336 spin_unlock_irqrestore(&domain->lock, flags);
21129f78
JR		 2337
2338 /*
2339 * If we run in passthrough mode the device must be assigned to the
d3ad9373
JR		 2340 * passthrough domain if it is detached from any other domain.
2341 * Make sure we can deassign from the pt_domain itself.
21129f78 2342 */
5abcdba4 2343 if (dev_data->passthrough &&
d3ad9373 2344 (dev_data->domain == NULL && domain != pt_domain))
ec9e79ef 2345 __attach_device(dev_data, pt_domain);
355bf553
JR		 2346}
2347
2348/*
2349 * Removes a device from a protection domain (with devtable_lock held)
2350 */
15898bbc 2351static void detach_device(struct device *dev)
355bf553 2352{
52815b75 2353 struct protection_domain *domain;
ea61cddb 2354 struct iommu_dev_data *dev_data;
355bf553
JR		 2355 unsigned long flags;
2356
ec9e79ef 2357 dev_data = get_dev_data(dev);
52815b75 2358 domain = dev_data->domain;
ec9e79ef 2359
355bf553
JR		 2360 /* lock device table */
2361 write_lock_irqsave(&amd_iommu_devtable_lock, flags);
ec9e79ef 2362 __detach_device(dev_data);
355bf553 2363 write_unlock_irqrestore(&amd_iommu_devtable_lock, flags);
fd7b5535 2364
52815b75
JR		 2365 if (domain->flags & PD_IOMMUV2_MASK)
2366 pdev_iommuv2_disable(to_pci_dev(dev));
2367 else if (dev_data->ats.enabled)
ea61cddb 2368 pci_disable_ats(to_pci_dev(dev));
52815b75
JR		 2369
2370 dev_data->ats.enabled = false;
355bf553 2371}
e275a2a0 2372
15898bbc
JR		 2373/*
2374 * Find out the protection domain structure for a given PCI device. This
2375 * will give us the pointer to the page table root for example.
2376 */
2377static struct protection_domain *domain_for_device(struct device *dev)
2378{
71f77580 2379 struct iommu_dev_data *dev_data;
2b02b091 2380 struct protection_domain *dom = NULL;
15898bbc 2381 unsigned long flags;
15898bbc 2382
657cbb6b 2383 dev_data = get_dev_data(dev);
15898bbc 2384
2b02b091
JR		 2385 if (dev_data->domain)
2386 return dev_data->domain;
15898bbc 2387
71f77580
JR		 2388 if (dev_data->alias_data != NULL) {
2389 struct iommu_dev_data *alias_data = dev_data->alias_data;
2b02b091
JR		 2390
2391 read_lock_irqsave(&amd_iommu_devtable_lock, flags);
2392 if (alias_data->domain != NULL) {
2393 __attach_device(dev_data, alias_data->domain);
2394 dom = alias_data->domain;
2395 }
2396 read_unlock_irqrestore(&amd_iommu_devtable_lock, flags);
2397 }
15898bbc
JR		 2398
2399 return dom;
2400}
2401
e275a2a0
JR		 2402static int device_change_notifier(struct notifier_block *nb,
2403 unsigned long action, void *data)
2404{
e275a2a0 2405 struct dma_ops_domain *dma_domain;
5abcdba4
JR		 2406 struct protection_domain *domain;
2407 struct iommu_dev_data *dev_data;
2408 struct device *dev = data;
e275a2a0 2409 struct amd_iommu *iommu;
1ac4cbbc 2410 unsigned long flags;
5abcdba4 2411 u16 devid;
e275a2a0 2412
98fc5a69
JR		 2413 if (!check_device(dev))
2414 return 0;
e275a2a0 2415
5abcdba4
JR		 2416 devid = get_device_id(dev);
2417 iommu = amd_iommu_rlookup_table[devid];
2418 dev_data = get_dev_data(dev);
e275a2a0
JR		 2419
2420 switch (action) {
1ac4cbbc 2421 case BUS_NOTIFY_ADD_DEVICE:
657cbb6b
JR		 2422
2423 iommu_init_device(dev);
25b11ce2 2424 init_iommu_group(dev);
657cbb6b 2425
2c9195e9
JR		 2426 /*
2427 * dev_data is still NULL and
2428 * got initialized in iommu_init_device
2429 */
2430 dev_data = get_dev_data(dev);
2431
2432 if (iommu_pass_through || dev_data->iommu_v2) {
2433 dev_data->passthrough = true;
2434 attach_device(dev, pt_domain);
2435 break;
2436 }
2437
657cbb6b
JR		 2438 domain = domain_for_device(dev);
2439
1ac4cbbc
JR		 2440 /* allocate a protection domain if a device is added */
2441 dma_domain = find_protection_domain(devid);
c2a2876e
JR		 2442 if (!dma_domain) {
2443 dma_domain = dma_ops_domain_alloc();
2444 if (!dma_domain)
2445 goto out;
2446 dma_domain->target_dev = devid;
2447
2448 spin_lock_irqsave(&iommu_pd_list_lock, flags);
2449 list_add_tail(&dma_domain->list, &iommu_pd_list);
2450 spin_unlock_irqrestore(&iommu_pd_list_lock, flags);
2451 }
ac1534a5 2452
2c9195e9 2453 dev->archdata.dma_ops = &amd_iommu_dma_ops;
ac1534a5 2454
e275a2a0 2455 break;
6c5cc801 2456 case BUS_NOTIFY_REMOVED_DEVICE:
657cbb6b
JR		 2457
2458 iommu_uninit_device(dev);
2459
e275a2a0
JR		 2460 default:
2461 goto out;
2462 }
2463
e275a2a0
JR		 2464 iommu_completion_wait(iommu);
2465
2466out:
2467 return 0;
2468}
2469
b25ae679 2470static struct notifier_block device_nb = {
e275a2a0
JR		 2471 .notifier_call = device_change_notifier,
2472};
355bf553 2473
8638c491
JR		 2474void amd_iommu_init_notifier(void)
2475{
2476 bus_register_notifier(&pci_bus_type, &device_nb);
2477}
2478
431b2a20
JR		 2479/*****************************************************************************
2480 *
2481 * The next functions belong to the dma_ops mapping/unmapping code.
2482 *
2483 *****************************************************************************/
2484
2485/*
2486 * In the dma_ops path we only have the struct device. This function
2487 * finds the corresponding IOMMU, the protection domain and the
2488 * requestor id for a given device.
2489 * If the device is not yet associated with a domain this is also done
2490 * in this function.
2491 */
94f6d190 2492static struct protection_domain *get_domain(struct device *dev)
b20ac0d4 2493{
94f6d190 2494 struct protection_domain *domain;
b20ac0d4 2495 struct dma_ops_domain *dma_dom;
94f6d190 2496 u16 devid = get_device_id(dev);
b20ac0d4 2497
f99c0f1c 2498 if (!check_device(dev))
94f6d190 2499 return ERR_PTR(-EINVAL);
b20ac0d4 2500
94f6d190
JR		 2501 domain = domain_for_device(dev);
2502 if (domain != NULL && !dma_ops_domain(domain))
2503 return ERR_PTR(-EBUSY);
f99c0f1c 2504
94f6d190
JR		 2505 if (domain != NULL)
2506 return domain;
b20ac0d4 2507
df805abb 2508 /* Device not bound yet - bind it */
94f6d190 2509 dma_dom = find_protection_domain(devid);
15898bbc 2510 if (!dma_dom)
94f6d190
JR		 2511 dma_dom = amd_iommu_rlookup_table[devid]->default_dom;
2512 attach_device(dev, &dma_dom->domain);
15898bbc 2513 DUMP_printk("Using protection domain %d for device %s\n",
94f6d190 2514 dma_dom->domain.id, dev_name(dev));
f91ba190 2515
94f6d190 2516 return &dma_dom->domain;
b20ac0d4
JR		 2517}
2518
04bfdd84
JR		 2519static void update_device_table(struct protection_domain *domain)
2520{
492667da 2521 struct iommu_dev_data *dev_data;
04bfdd84 2522
ea61cddb
JR		 2523 list_for_each_entry(dev_data, &domain->dev_list, list)
2524 set_dte_entry(dev_data->devid, domain, dev_data->ats.enabled);
04bfdd84
JR		 2525}
2526
2527static void update_domain(struct protection_domain *domain)
2528{
2529 if (!domain->updated)
2530 return;
2531
2532 update_device_table(domain);
17b124bf
JR		 2533
2534 domain_flush_devices(domain);
2535 domain_flush_tlb_pde(domain);
04bfdd84
JR		 2536
2537 domain->updated = false;
2538}
2539
8bda3092
JR		 2540/*
2541 * This function fetches the PTE for a given address in the aperture
2542 */
2543static u64* dma_ops_get_pte(struct dma_ops_domain *dom,
2544 unsigned long address)
2545{
384de729 2546 struct aperture_range *aperture;
8bda3092
JR		 2547 u64 *pte, *pte_page;
2548
384de729
JR		 2549 aperture = dom->aperture[APERTURE_RANGE_INDEX(address)];
2550 if (!aperture)
2551 return NULL;
2552
2553 pte = aperture->pte_pages[APERTURE_PAGE_INDEX(address)];
8bda3092 2554 if (!pte) {
cbb9d729 2555 pte = alloc_pte(&dom->domain, address, PAGE_SIZE, &pte_page,
abdc5eb3 2556 GFP_ATOMIC);
384de729
JR		 2557 aperture->pte_pages[APERTURE_PAGE_INDEX(address)] = pte_page;
2558 } else
8c8c143c 2559 pte += PM_LEVEL_INDEX(0, address);
8bda3092 2560
04bfdd84 2561 update_domain(&dom->domain);
8bda3092
JR		 2562
2563 return pte;
2564}
2565
431b2a20
JR		 2566/*
2567 * This is the generic map function. It maps one 4kb page at paddr to
2568 * the given address in the DMA address space for the domain.
2569 */
680525e0 2570static dma_addr_t dma_ops_domain_map(struct dma_ops_domain *dom,
cb76c322
JR		 2571 unsigned long address,
2572 phys_addr_t paddr,
2573 int direction)
2574{
2575 u64 *pte, __pte;
2576
2577 WARN_ON(address > dom->aperture_size);
2578
2579 paddr &= PAGE_MASK;
2580
8bda3092 2581 pte = dma_ops_get_pte(dom, address);
53812c11 2582 if (!pte)
8fd524b3 2583 return DMA_ERROR_CODE;
cb76c322
JR		 2584
2585 __pte = paddr | IOMMU_PTE_P | IOMMU_PTE_FC;
2586
2587 if (direction == DMA_TO_DEVICE)
2588 __pte |= IOMMU_PTE_IR;
2589 else if (direction == DMA_FROM_DEVICE)
2590 __pte |= IOMMU_PTE_IW;
2591 else if (direction == DMA_BIDIRECTIONAL)
2592 __pte |= IOMMU_PTE_IR | IOMMU_PTE_IW;
2593
2594 WARN_ON(*pte);
2595
2596 *pte = __pte;
2597
2598 return (dma_addr_t)address;
2599}
2600
431b2a20
JR		 2601/*
2602 * The generic unmapping function for on page in the DMA address space.
2603 */
680525e0 2604static void dma_ops_domain_unmap(struct dma_ops_domain *dom,
cb76c322
JR		 2605 unsigned long address)
2606{
384de729 2607 struct aperture_range *aperture;
cb76c322
JR		 2608 u64 *pte;
2609
2610 if (address >= dom->aperture_size)
2611 return;
2612
384de729
JR		 2613 aperture = dom->aperture[APERTURE_RANGE_INDEX(address)];
2614 if (!aperture)
2615 return;
2616
2617 pte = aperture->pte_pages[APERTURE_PAGE_INDEX(address)];
2618 if (!pte)
2619 return;
cb76c322 2620
8c8c143c 2621 pte += PM_LEVEL_INDEX(0, address);
cb76c322
JR		 2622
2623 WARN_ON(!*pte);
2624
2625 *pte = 0ULL;
2626}
2627
431b2a20
JR		 2628/*
2629 * This function contains common code for mapping of a physically
24f81160
JR		 2630 * contiguous memory region into DMA address space. It is used by all
2631 * mapping functions provided with this IOMMU driver.
431b2a20
JR		 2632 * Must be called with the domain lock held.
2633 */
cb76c322 2634static dma_addr_t __map_single(struct device *dev,
cb76c322
JR		 2635 struct dma_ops_domain *dma_dom,
2636 phys_addr_t paddr,
2637 size_t size,
6d4f343f 2638 int dir,
832a90c3
JR		 2639 bool align,
2640 u64 dma_mask)
cb76c322
JR		 2641{
2642 dma_addr_t offset = paddr & ~PAGE_MASK;
53812c11 2643 dma_addr_t address, start, ret;
cb76c322 2644 unsigned int pages;
6d4f343f 2645 unsigned long align_mask = 0;
cb76c322
JR		 2646 int i;
2647
e3c449f5 2648 pages = iommu_num_pages(paddr, size, PAGE_SIZE);
cb76c322
JR		 2649 paddr &= PAGE_MASK;
2650
8ecaf8f1
JR		 2651 INC_STATS_COUNTER(total_map_requests);
2652
c1858976
JR		 2653 if (pages > 1)
2654 INC_STATS_COUNTER(cross_page);
2655
6d4f343f
JR		 2656 if (align)
2657 align_mask = (1UL << get_order(size)) - 1;
2658
11b83888 2659retry:
832a90c3
JR		 2660 address = dma_ops_alloc_addresses(dev, dma_dom, pages, align_mask,
2661 dma_mask);
8fd524b3 2662 if (unlikely(address == DMA_ERROR_CODE)) {
11b83888
JR		 2663 /*
2664 * setting next_address here will let the address
2665 * allocator only scan the new allocated range in the
2666 * first run. This is a small optimization.
2667 */
2668 dma_dom->next_address = dma_dom->aperture_size;
2669
576175c2 2670 if (alloc_new_range(dma_dom, false, GFP_ATOMIC))
11b83888
JR		 2671 goto out;
2672
2673 /*
af901ca1 2674 * aperture was successfully enlarged by 128 MB, try
11b83888
JR		 2675 * allocation again
2676 */
2677 goto retry;
2678 }
cb76c322
JR		 2679
2680 start = address;
2681 for (i = 0; i < pages; ++i) {
680525e0 2682 ret = dma_ops_domain_map(dma_dom, start, paddr, dir);
8fd524b3 2683 if (ret == DMA_ERROR_CODE)
53812c11
JR		 2684 goto out_unmap;
2685
cb76c322
JR		 2686 paddr += PAGE_SIZE;
2687 start += PAGE_SIZE;
2688 }
2689 address += offset;
2690
5774f7c5
JR		 2691 ADD_STATS_COUNTER(alloced_io_mem, size);
2692
afa9fdc2 2693 if (unlikely(dma_dom->need_flush && !amd_iommu_unmap_flush)) {
17b124bf 2694 domain_flush_tlb(&dma_dom->domain);
1c655773 2695 dma_dom->need_flush = false;
318afd41 2696 } else if (unlikely(amd_iommu_np_cache))
17b124bf 2697 domain_flush_pages(&dma_dom->domain, address, size);
270cab24 2698
cb76c322
JR		 2699out:
2700 return address;
53812c11
JR		 2701
2702out_unmap:
2703
2704 for (--i; i >= 0; --i) {
2705 start -= PAGE_SIZE;
680525e0 2706 dma_ops_domain_unmap(dma_dom, start);
53812c11
JR		 2707 }
2708
2709 dma_ops_free_addresses(dma_dom, address, pages);
2710
8fd524b3 2711 return DMA_ERROR_CODE;
cb76c322
JR		 2712}
2713
431b2a20
JR		 2714/*
2715 * Does the reverse of the __map_single function. Must be called with
2716 * the domain lock held too
2717 */
cd8c82e8 2718static void __unmap_single(struct dma_ops_domain *dma_dom,
cb76c322
JR		 2719 dma_addr_t dma_addr,
2720 size_t size,
2721 int dir)
2722{
04e0463e 2723 dma_addr_t flush_addr;
cb76c322
JR		 2724 dma_addr_t i, start;
2725 unsigned int pages;
2726
8fd524b3 2727 if ((dma_addr == DMA_ERROR_CODE) ||
b8d9905d 2728 (dma_addr + size > dma_dom->aperture_size))
cb76c322
JR		 2729 return;
2730
04e0463e 2731 flush_addr = dma_addr;
e3c449f5 2732 pages = iommu_num_pages(dma_addr, size, PAGE_SIZE);
cb76c322
JR		 2733 dma_addr &= PAGE_MASK;
2734 start = dma_addr;
2735
2736 for (i = 0; i < pages; ++i) {
680525e0 2737 dma_ops_domain_unmap(dma_dom, start);
cb76c322
JR		 2738 start += PAGE_SIZE;
2739 }
2740
5774f7c5
JR		 2741 SUB_STATS_COUNTER(alloced_io_mem, size);
2742
cb76c322 2743 dma_ops_free_addresses(dma_dom, dma_addr, pages);
270cab24 2744
80be308d 2745 if (amd_iommu_unmap_flush || dma_dom->need_flush) {
17b124bf 2746 domain_flush_pages(&dma_dom->domain, flush_addr, size);
80be308d
JR		 2747 dma_dom->need_flush = false;
2748 }
cb76c322
JR		 2749}
2750
431b2a20
JR		 2751/*
2752 * The exported map_single function for dma_ops.
2753 */
51491367
FT		 2754static dma_addr_t map_page(struct device *dev, struct page *page,
2755 unsigned long offset, size_t size,
2756 enum dma_data_direction dir,
2757 struct dma_attrs *attrs)
4da70b9e
JR		 2758{
2759 unsigned long flags;
4da70b9e 2760 struct protection_domain *domain;
4da70b9e 2761 dma_addr_t addr;
832a90c3 2762 u64 dma_mask;
51491367 2763 phys_addr_t paddr = page_to_phys(page) + offset;
4da70b9e 2764
0f2a86f2
JR		 2765 INC_STATS_COUNTER(cnt_map_single);
2766
94f6d190
JR		 2767 domain = get_domain(dev);
2768 if (PTR_ERR(domain) == -EINVAL)
4da70b9e 2769 return (dma_addr_t)paddr;
94f6d190
JR		 2770 else if (IS_ERR(domain))
2771 return DMA_ERROR_CODE;
4da70b9e 2772
f99c0f1c
JR		 2773 dma_mask = *dev->dma_mask;
2774
4da70b9e 2775 spin_lock_irqsave(&domain->lock, flags);
94f6d190 2776
cd8c82e8 2777 addr = __map_single(dev, domain->priv, paddr, size, dir, false,
832a90c3 2778 dma_mask);
8fd524b3 2779 if (addr == DMA_ERROR_CODE)
4da70b9e
JR		 2780 goto out;
2781
17b124bf 2782 domain_flush_complete(domain);
4da70b9e
JR		 2783
2784out:
2785 spin_unlock_irqrestore(&domain->lock, flags);
2786
2787 return addr;
2788}
2789
431b2a20
JR		 2790/*
2791 * The exported unmap_single function for dma_ops.
2792 */
51491367
FT		 2793static void unmap_page(struct device *dev, dma_addr_t dma_addr, size_t size,
2794 enum dma_data_direction dir, struct dma_attrs *attrs)
4da70b9e
JR		 2795{
2796 unsigned long flags;
4da70b9e 2797 struct protection_domain *domain;
4da70b9e 2798
146a6917
JR		 2799 INC_STATS_COUNTER(cnt_unmap_single);
2800
94f6d190
JR		 2801 domain = get_domain(dev);
2802 if (IS_ERR(domain))
5b28df6f
JR		 2803 return;
2804
4da70b9e
JR		 2805 spin_lock_irqsave(&domain->lock, flags);
2806
cd8c82e8 2807 __unmap_single(domain->priv, dma_addr, size, dir);
4da70b9e 2808
17b124bf 2809 domain_flush_complete(domain);
4da70b9e
JR		 2810
2811 spin_unlock_irqrestore(&domain->lock, flags);
2812}
2813
431b2a20
JR		 2814/*
2815 * The exported map_sg function for dma_ops (handles scatter-gather
2816 * lists).
2817 */
65b050ad 2818static int map_sg(struct device *dev, struct scatterlist *sglist,
160c1d8e
FT		 2819 int nelems, enum dma_data_direction dir,
2820 struct dma_attrs *attrs)
65b050ad
JR		 2821{
2822 unsigned long flags;
65b050ad 2823 struct protection_domain *domain;
65b050ad
JR		 2824 int i;
2825 struct scatterlist *s;
2826 phys_addr_t paddr;
2827 int mapped_elems = 0;
832a90c3 2828 u64 dma_mask;
65b050ad 2829
d03f067a
JR		 2830 INC_STATS_COUNTER(cnt_map_sg);
2831
94f6d190 2832 domain = get_domain(dev);
a0e191b2 2833 if (IS_ERR(domain))
94f6d190 2834 return 0;
dbcc112e 2835
832a90c3 2836 dma_mask = *dev->dma_mask;
65b050ad 2837
65b050ad
JR		 2838 spin_lock_irqsave(&domain->lock, flags);
2839
2840 for_each_sg(sglist, s, nelems, i) {
2841 paddr = sg_phys(s);
2842
cd8c82e8 2843 s->dma_address = __map_single(dev, domain->priv,
832a90c3
JR		 2844 paddr, s->length, dir, false,
2845 dma_mask);
65b050ad
JR		 2846
2847 if (s->dma_address) {
2848 s->dma_length = s->length;
2849 mapped_elems++;
2850 } else
2851 goto unmap;
65b050ad
JR		 2852 }
2853
17b124bf 2854 domain_flush_complete(domain);
65b050ad
JR		 2855
2856out:
2857 spin_unlock_irqrestore(&domain->lock, flags);
2858
2859 return mapped_elems;
2860unmap:
2861 for_each_sg(sglist, s, mapped_elems, i) {
2862 if (s->dma_address)
cd8c82e8 2863 __unmap_single(domain->priv, s->dma_address,
65b050ad
JR		 2864 s->dma_length, dir);
2865 s->dma_address = s->dma_length = 0;
2866 }
2867
2868 mapped_elems = 0;
2869
2870 goto out;
2871}
2872
431b2a20
JR		 2873/*
2874 * The exported map_sg function for dma_ops (handles scatter-gather
2875 * lists).
2876 */
65b050ad 2877static void unmap_sg(struct device *dev, struct scatterlist *sglist,
160c1d8e
FT		 2878 int nelems, enum dma_data_direction dir,
2879 struct dma_attrs *attrs)
65b050ad
JR		 2880{
2881 unsigned long flags;
65b050ad
JR		 2882 struct protection_domain *domain;
2883 struct scatterlist *s;
65b050ad
JR		 2884 int i;
2885
55877a6b
JR		 2886 INC_STATS_COUNTER(cnt_unmap_sg);
2887
94f6d190
JR		 2888 domain = get_domain(dev);
2889 if (IS_ERR(domain))
5b28df6f
JR		 2890 return;
2891
65b050ad
JR		 2892 spin_lock_irqsave(&domain->lock, flags);
2893
2894 for_each_sg(sglist, s, nelems, i) {
cd8c82e8 2895 __unmap_single(domain->priv, s->dma_address,
65b050ad 2896 s->dma_length, dir);
65b050ad
JR		 2897 s->dma_address = s->dma_length = 0;
2898 }
2899
17b124bf 2900 domain_flush_complete(domain);
65b050ad
JR		 2901
2902 spin_unlock_irqrestore(&domain->lock, flags);
2903}
2904
431b2a20
JR		 2905/*
2906 * The exported alloc_coherent function for dma_ops.
2907 */
5d8b53cf 2908static void *alloc_coherent(struct device *dev, size_t size,
baa676fc
AP		 2909 dma_addr_t *dma_addr, gfp_t flag,
2910 struct dma_attrs *attrs)
5d8b53cf 2911{
832a90c3 2912 u64 dma_mask = dev->coherent_dma_mask;
3b839a57
JR		 2913 struct protection_domain *domain;
2914 unsigned long flags;
2915 struct page *page;
5d8b53cf 2916
c8f0fb36
JR		 2917 INC_STATS_COUNTER(cnt_alloc_coherent);
2918
94f6d190
JR		 2919 domain = get_domain(dev);
2920 if (PTR_ERR(domain) == -EINVAL) {
3b839a57
JR		 2921 page = alloc_pages(flag, get_order(size));
2922 *dma_addr = page_to_phys(page);
2923 return page_address(page);
94f6d190
JR		 2924 } else if (IS_ERR(domain))
2925 return NULL;
5d8b53cf 2926
3b839a57 2927 size = PAGE_ALIGN(size);
f99c0f1c
JR		 2928 dma_mask = dev->coherent_dma_mask;
2929 flag &= ~(__GFP_DMA | __GFP_HIGHMEM | __GFP_DMA32);
5d8b53cf 2930
3b839a57
JR		 2931 page = alloc_pages(flag | __GFP_NOWARN, get_order(size));
2932 if (!page) {
2933 if (!(flag & __GFP_WAIT))
2934 return NULL;
5d8b53cf 2935
3b839a57
JR		 2936 page = dma_alloc_from_contiguous(dev, size >> PAGE_SHIFT,
2937 get_order(size));
2938 if (!page)
2939 return NULL;
2940 }
5d8b53cf 2941
832a90c3
JR		 2942 if (!dma_mask)
2943 dma_mask = *dev->dma_mask;
2944
5d8b53cf
JR		 2945 spin_lock_irqsave(&domain->lock, flags);
2946
3b839a57 2947 *dma_addr = __map_single(dev, domain->priv, page_to_phys(page),
832a90c3 2948 size, DMA_BIDIRECTIONAL, true, dma_mask);
5d8b53cf 2949
8fd524b3 2950 if (*dma_addr == DMA_ERROR_CODE) {
367d04c4 2951 spin_unlock_irqrestore(&domain->lock, flags);
5b28df6f 2952 goto out_free;
367d04c4 2953 }
5d8b53cf 2954
17b124bf 2955 domain_flush_complete(domain);
5d8b53cf 2956
5d8b53cf
JR		 2957 spin_unlock_irqrestore(&domain->lock, flags);
2958
3b839a57 2959 return page_address(page);
5b28df6f
JR		 2960
2961out_free:
2962
3b839a57
JR		 2963 if (!dma_release_from_contiguous(dev, page, size >> PAGE_SHIFT))
2964 __free_pages(page, get_order(size));
5b28df6f
JR		 2965
2966 return NULL;
5d8b53cf
JR		 2967}
2968
431b2a20
JR		 2969/*
2970 * The exported free_coherent function for dma_ops.
431b2a20 2971 */
5d8b53cf 2972static void free_coherent(struct device *dev, size_t size,
baa676fc
AP		 2973 void *virt_addr, dma_addr_t dma_addr,
2974 struct dma_attrs *attrs)
5d8b53cf 2975{
5d8b53cf 2976 struct protection_domain *domain;
3b839a57
JR		 2977 unsigned long flags;
2978 struct page *page;
5d8b53cf 2979
5d31ee7e
JR		 2980 INC_STATS_COUNTER(cnt_free_coherent);
2981
3b839a57
JR		 2982 page = virt_to_page(virt_addr);
2983 size = PAGE_ALIGN(size);
2984
94f6d190
JR		 2985 domain = get_domain(dev);
2986 if (IS_ERR(domain))
5b28df6f
JR		 2987 goto free_mem;
2988
5d8b53cf
JR		 2989 spin_lock_irqsave(&domain->lock, flags);
2990
cd8c82e8 2991 __unmap_single(domain->priv, dma_addr, size, DMA_BIDIRECTIONAL);
5d8b53cf 2992
17b124bf 2993 domain_flush_complete(domain);
5d8b53cf
JR		 2994
2995 spin_unlock_irqrestore(&domain->lock, flags);
2996
2997free_mem:
3b839a57
JR		 2998 if (!dma_release_from_contiguous(dev, page, size >> PAGE_SHIFT))
2999 __free_pages(page, get_order(size));
5d8b53cf
JR		 3000}
3001
b39ba6ad
JR		 3002/*
3003 * This function is called by the DMA layer to find out if we can handle a
3004 * particular device. It is part of the dma_ops.
3005 */
3006static int amd_iommu_dma_supported(struct device *dev, u64 mask)
3007{
420aef8a 3008 return check_device(dev);
b39ba6ad
JR		 3009}
3010
c432f3df 3011/*
431b2a20
JR		 3012 * The function for pre-allocating protection domains.
3013 *
c432f3df
JR		 3014 * If the driver core informs the DMA layer if a driver grabs a device
3015 * we don't need to preallocate the protection domains anymore.
3016 * For now we have to.
3017 */
943bc7e1 3018static void __init prealloc_protection_domains(void)
c432f3df 3019{
5abcdba4 3020 struct iommu_dev_data *dev_data;
c432f3df 3021 struct dma_ops_domain *dma_dom;
5abcdba4 3022 struct pci_dev *dev = NULL;
98fc5a69 3023 u16 devid;
c432f3df 3024
d18c69d3 3025 for_each_pci_dev(dev) {
98fc5a69
JR		 3026
3027 /* Do we handle this device? */
3028 if (!check_device(&dev->dev))
c432f3df 3029 continue;
98fc5a69 3030
5abcdba4
JR		 3031 dev_data = get_dev_data(&dev->dev);
3032 if (!amd_iommu_force_isolation && dev_data->iommu_v2) {
3033 /* Make sure passthrough domain is allocated */
3034 alloc_passthrough_domain();
3035 dev_data->passthrough = true;
3036 attach_device(&dev->dev, pt_domain);
df805abb 3037 pr_info("AMD-Vi: Using passthrough domain for device %s\n",
5abcdba4
JR		 3038 dev_name(&dev->dev));
3039 }
3040
98fc5a69 3041 /* Is there already any domain for it? */
15898bbc 3042 if (domain_for_device(&dev->dev))
c432f3df 3043 continue;
98fc5a69
JR		 3044
3045 devid = get_device_id(&dev->dev);
3046
87a64d52 3047 dma_dom = dma_ops_domain_alloc();
c432f3df
JR		 3048 if (!dma_dom)
3049 continue;
3050 init_unity_mappings_for_device(dma_dom, devid);
bd60b735
JR		 3051 dma_dom->target_dev = devid;
3052
15898bbc 3053 attach_device(&dev->dev, &dma_dom->domain);
be831297 3054
bd60b735 3055 list_add_tail(&dma_dom->list, &iommu_pd_list);
c432f3df
JR		 3056 }
3057}
3058
160c1d8e 3059static struct dma_map_ops amd_iommu_dma_ops = {
baa676fc
AP		 3060 .alloc = alloc_coherent,
3061 .free = free_coherent,
51491367
FT		 3062 .map_page = map_page,
3063 .unmap_page = unmap_page,
6631ee9d
JR		 3064 .map_sg = map_sg,
3065 .unmap_sg = unmap_sg,
b39ba6ad 3066 .dma_supported = amd_iommu_dma_supported,
6631ee9d
JR		 3067};
3068
27c2127a
JR		 3069static unsigned device_dma_ops_init(void)
3070{
5abcdba4 3071 struct iommu_dev_data *dev_data;
27c2127a
JR		 3072 struct pci_dev *pdev = NULL;
3073 unsigned unhandled = 0;
3074
3075 for_each_pci_dev(pdev) {
3076 if (!check_device(&pdev->dev)) {
af1be049
JR		 3077
3078 iommu_ignore_device(&pdev->dev);
3079
27c2127a
JR		 3080 unhandled += 1;
3081 continue;
3082 }
3083
5abcdba4
JR		 3084 dev_data = get_dev_data(&pdev->dev);
3085
3086 if (!dev_data->passthrough)
3087 pdev->dev.archdata.dma_ops = &amd_iommu_dma_ops;
3088 else
3089 pdev->dev.archdata.dma_ops = &nommu_dma_ops;
27c2127a
JR		 3090 }
3091
3092 return unhandled;
3093}
3094
431b2a20
JR		 3095/*
3096 * The function which clues the AMD IOMMU driver into dma_ops.
3097 */
f5325094
JR		 3098
3099void __init amd_iommu_init_api(void)
3100{
2cc21c42 3101 bus_set_iommu(&pci_bus_type, &amd_iommu_ops);
f5325094
JR		 3102}
3103
6631ee9d
JR		 3104int __init amd_iommu_init_dma_ops(void)
3105{
3106 struct amd_iommu *iommu;
27c2127a 3107 int ret, unhandled;
6631ee9d 3108
431b2a20
JR		 3109 /*
3110 * first allocate a default protection domain for every IOMMU we
3111 * found in the system. Devices not assigned to any other
3112 * protection domain will be assigned to the default one.
3113 */
3bd22172 3114 for_each_iommu(iommu) {
87a64d52 3115 iommu->default_dom = dma_ops_domain_alloc();
6631ee9d
JR		 3116 if (iommu->default_dom == NULL)
3117 return -ENOMEM;
e2dc14a2 3118 iommu->default_dom->domain.flags |= PD_DEFAULT_MASK;
6631ee9d
JR		 3119 ret = iommu_init_unity_mappings(iommu);
3120 if (ret)
3121 goto free_domains;
3122 }
3123
431b2a20 3124 /*
8793abeb 3125 * Pre-allocate the protection domains for each device.
431b2a20 3126 */
8793abeb 3127 prealloc_protection_domains();
6631ee9d
JR		 3128
3129 iommu_detected = 1;
75f1cdf1 3130 swiotlb = 0;
6631ee9d 3131
431b2a20 3132 /* Make the driver finally visible to the drivers */
27c2127a
JR		 3133 unhandled = device_dma_ops_init();
3134 if (unhandled && max_pfn > MAX_DMA32_PFN) {
3135 /* There are unhandled devices - initialize swiotlb for them */
3136 swiotlb = 1;
3137 }
6631ee9d 3138
7f26508b
JR		 3139 amd_iommu_stats_init();
3140
62410eeb
JR		 3141 if (amd_iommu_unmap_flush)
3142 pr_info("AMD-Vi: IO/TLB flush on unmap enabled\n");
3143 else
3144 pr_info("AMD-Vi: Lazy IO/TLB flushing enabled\n");
3145
6631ee9d
JR		 3146 return 0;
3147
3148free_domains:
3149
3bd22172 3150 for_each_iommu(iommu) {
91457df7 3151 dma_ops_domain_free(iommu->default_dom);
6631ee9d
JR		 3152 }
3153
3154 return ret;
3155}
6d98cd80
JR		 3156
3157/*****************************************************************************
3158 *
3159 * The following functions belong to the exported interface of AMD IOMMU
3160 *
3161 * This interface allows access to lower level functions of the IOMMU
3162 * like protection domain handling and assignement of devices to domains
3163 * which is not possible with the dma_ops interface.
3164 *
3165 *****************************************************************************/
3166
6d98cd80
JR		 3167static void cleanup_domain(struct protection_domain *domain)
3168{
9b29d3c6 3169 struct iommu_dev_data *entry;
6d98cd80 3170 unsigned long flags;
6d98cd80
JR		 3171
3172 write_lock_irqsave(&amd_iommu_devtable_lock, flags);
3173
9b29d3c6
JR		 3174 while (!list_empty(&domain->dev_list)) {
3175 entry = list_first_entry(&domain->dev_list,
3176 struct iommu_dev_data, list);
3177 __detach_device(entry);
492667da 3178 }
6d98cd80
JR		 3179
3180 write_unlock_irqrestore(&amd_iommu_devtable_lock, flags);
3181}
3182
2650815f
JR		 3183static void protection_domain_free(struct protection_domain *domain)
3184{
3185 if (!domain)
3186 return;
3187
aeb26f55
JR		 3188 del_domain_from_list(domain);
3189
2650815f
JR		 3190 if (domain->id)
3191 domain_id_free(domain->id);
3192
3193 kfree(domain);
3194}
3195
3196static struct protection_domain *protection_domain_alloc(void)
c156e347
JR		 3197{
3198 struct protection_domain *domain;
3199
3200 domain = kzalloc(sizeof(*domain), GFP_KERNEL);
3201 if (!domain)
2650815f 3202 return NULL;
c156e347
JR		 3203
3204 spin_lock_init(&domain->lock);
5d214fe6 3205 mutex_init(&domain->api_lock);
c156e347
JR		 3206 domain->id = domain_id_alloc();
3207 if (!domain->id)
2650815f 3208 goto out_err;
7c392cbe 3209 INIT_LIST_HEAD(&domain->dev_list);
2650815f 3210
aeb26f55
JR		 3211 add_domain_to_list(domain);
3212
2650815f
JR		 3213 return domain;
3214
3215out_err:
3216 kfree(domain);
3217
3218 return NULL;
3219}
3220
5abcdba4
JR		 3221static int __init alloc_passthrough_domain(void)
3222{
3223 if (pt_domain != NULL)
3224 return 0;
3225
3226 /* allocate passthrough domain */
3227 pt_domain = protection_domain_alloc();
3228 if (!pt_domain)
3229 return -ENOMEM;
3230
3231 pt_domain->mode = PAGE_MODE_NONE;
3232
3233 return 0;
3234}
2650815f
JR		 3235static int amd_iommu_domain_init(struct iommu_domain *dom)
3236{
3237 struct protection_domain *domain;
3238
3239 domain = protection_domain_alloc();
3240 if (!domain)
c156e347 3241 goto out_free;
2650815f
JR		 3242
3243 domain->mode = PAGE_MODE_3_LEVEL;
c156e347
JR		 3244 domain->pt_root = (void *)get_zeroed_page(GFP_KERNEL);
3245 if (!domain->pt_root)
3246 goto out_free;
3247
f3572db8
JR		 3248 domain->iommu_domain = dom;
3249
c156e347
JR		 3250 dom->priv = domain;
3251
0ff64f80
JR		 3252 dom->geometry.aperture_start = 0;
3253 dom->geometry.aperture_end = ~0ULL;
3254 dom->geometry.force_aperture = true;
3255
c156e347
JR		 3256 return 0;
3257
3258out_free:
2650815f 3259 protection_domain_free(domain);
c156e347
JR		 3260
3261 return -ENOMEM;
3262}
3263
98383fc3
JR		 3264static void amd_iommu_domain_destroy(struct iommu_domain *dom)
3265{
3266 struct protection_domain *domain = dom->priv;
3267
3268 if (!domain)
3269 return;
3270
3271 if (domain->dev_cnt > 0)
3272 cleanup_domain(domain);
3273
3274 BUG_ON(domain->dev_cnt != 0);
3275
132bd68f
JR		 3276 if (domain->mode != PAGE_MODE_NONE)
3277 free_pagetable(domain);
98383fc3 3278
52815b75
JR		 3279 if (domain->flags & PD_IOMMUV2_MASK)
3280 free_gcr3_table(domain);
3281
8b408fe4 3282 protection_domain_free(domain);
98383fc3
JR		 3283
3284 dom->priv = NULL;
3285}
3286
684f2888
JR		 3287static void amd_iommu_detach_device(struct iommu_domain *dom,
3288 struct device *dev)
3289{
657cbb6b 3290 struct iommu_dev_data *dev_data = dev->archdata.iommu;
684f2888 3291 struct amd_iommu *iommu;
684f2888
JR		 3292 u16 devid;
3293
98fc5a69 3294 if (!check_device(dev))
684f2888
JR		 3295 return;
3296
98fc5a69 3297 devid = get_device_id(dev);
684f2888 3298
657cbb6b 3299 if (dev_data->domain != NULL)
15898bbc 3300 detach_device(dev);
684f2888
JR		 3301
3302 iommu = amd_iommu_rlookup_table[devid];
3303 if (!iommu)
3304 return;
3305
684f2888
JR		 3306 iommu_completion_wait(iommu);
3307}
3308
01106066
JR		 3309static int amd_iommu_attach_device(struct iommu_domain *dom,
3310 struct device *dev)
3311{
3312 struct protection_domain *domain = dom->priv;
657cbb6b 3313 struct iommu_dev_data *dev_data;
01106066 3314 struct amd_iommu *iommu;
15898bbc 3315 int ret;
01106066 3316
98fc5a69 3317 if (!check_device(dev))
01106066
JR		 3318 return -EINVAL;
3319
657cbb6b
JR		 3320 dev_data = dev->archdata.iommu;
3321
f62dda66 3322 iommu = amd_iommu_rlookup_table[dev_data->devid];
01106066
JR		 3323 if (!iommu)
3324 return -EINVAL;
3325
657cbb6b 3326 if (dev_data->domain)
15898bbc 3327 detach_device(dev);
01106066 3328
15898bbc 3329 ret = attach_device(dev, domain);
01106066
JR		 3330
3331 iommu_completion_wait(iommu);
3332
15898bbc 3333 return ret;
01106066
JR		 3334}
3335
468e2366 3336static int amd_iommu_map(struct iommu_domain *dom, unsigned long iova,
5009065d 3337 phys_addr_t paddr, size_t page_size, int iommu_prot)
c6229ca6
JR		 3338{
3339 struct protection_domain *domain = dom->priv;
c6229ca6
JR		 3340 int prot = 0;
3341 int ret;
3342
132bd68f
JR		 3343 if (domain->mode == PAGE_MODE_NONE)
3344 return -EINVAL;
3345
c6229ca6
JR		 3346 if (iommu_prot & IOMMU_READ)
3347 prot |= IOMMU_PROT_IR;
3348 if (iommu_prot & IOMMU_WRITE)
3349 prot |= IOMMU_PROT_IW;
3350
5d214fe6 3351 mutex_lock(&domain->api_lock);
795e74f7 3352 ret = iommu_map_page(domain, iova, paddr, prot, page_size);
5d214fe6
JR		 3353 mutex_unlock(&domain->api_lock);
3354
795e74f7 3355 return ret;
c6229ca6
JR		 3356}
3357
5009065d
OBC		 3358static size_t amd_iommu_unmap(struct iommu_domain *dom, unsigned long iova,
3359 size_t page_size)
eb74ff6c 3360{
eb74ff6c 3361 struct protection_domain *domain = dom->priv;
5009065d 3362 size_t unmap_size;
eb74ff6c 3363
132bd68f
JR		 3364 if (domain->mode == PAGE_MODE_NONE)
3365 return -EINVAL;
3366
5d214fe6 3367 mutex_lock(&domain->api_lock);
468e2366 3368 unmap_size = iommu_unmap_page(domain, iova, page_size);
795e74f7 3369 mutex_unlock(&domain->api_lock);
eb74ff6c 3370
17b124bf 3371 domain_flush_tlb_pde(domain);
5d214fe6 3372
5009065d 3373 return unmap_size;
eb74ff6c
JR		 3374}
3375
645c4c8d 3376static phys_addr_t amd_iommu_iova_to_phys(struct iommu_domain *dom,
bb5547ac 3377 dma_addr_t iova)
645c4c8d
JR		 3378{
3379 struct protection_domain *domain = dom->priv;
3039ca1b 3380 unsigned long offset_mask, pte_pgsize;
f03152bb 3381 u64 *pte, __pte;
645c4c8d 3382
132bd68f
JR		 3383 if (domain->mode == PAGE_MODE_NONE)
3384 return iova;
3385
3039ca1b 3386 pte = fetch_pte(domain, iova, &pte_pgsize);
645c4c8d 3387
a6d41a40 3388 if (!pte || !IOMMU_PTE_PRESENT(*pte))
645c4c8d
JR		 3389 return 0;
3390
b24b1b63
JR		 3391 offset_mask = pte_pgsize - 1;
3392 __pte = *pte & PM_ADDR_MASK;
645c4c8d 3393
b24b1b63 3394 return (__pte & ~offset_mask) | (iova & offset_mask);
645c4c8d
JR		 3395}
3396
ab636481 3397static bool amd_iommu_capable(enum iommu_cap cap)
dbb9fd86 3398{
80a506b8
JR		 3399 switch (cap) {
3400 case IOMMU_CAP_CACHE_COHERENCY:
ab636481 3401 return true;
bdddadcb 3402 case IOMMU_CAP_INTR_REMAP:
ab636481 3403 return (irq_remapping_enabled == 1);
cfdeec22
WD		 3404 case IOMMU_CAP_NOEXEC:
3405 return false;
80a506b8
JR		 3406 }
3407
ab636481 3408 return false;
dbb9fd86
SY		 3409}
3410
b22f6434 3411static const struct iommu_ops amd_iommu_ops = {
ab636481 3412 .capable = amd_iommu_capable,
26961efe
JR		 3413 .domain_init = amd_iommu_domain_init,
3414 .domain_destroy = amd_iommu_domain_destroy,
3415 .attach_dev = amd_iommu_attach_device,
3416 .detach_dev = amd_iommu_detach_device,
468e2366
JR		 3417 .map = amd_iommu_map,
3418 .unmap = amd_iommu_unmap,
315786eb 3419 .map_sg = default_iommu_map_sg,
26961efe 3420 .iova_to_phys = amd_iommu_iova_to_phys,
aa3de9c0 3421 .pgsize_bitmap = AMD_IOMMU_PGSIZES,
26961efe
JR		 3422};
3423
0feae533
JR		 3424/*****************************************************************************
3425 *
3426 * The next functions do a basic initialization of IOMMU for pass through
3427 * mode
3428 *
3429 * In passthrough mode the IOMMU is initialized and enabled but not used for
3430 * DMA-API translation.
3431 *
3432 *****************************************************************************/
3433
3434int __init amd_iommu_init_passthrough(void)
3435{
5abcdba4 3436 struct iommu_dev_data *dev_data;
0feae533 3437 struct pci_dev *dev = NULL;
5abcdba4 3438 int ret;
0feae533 3439
5abcdba4
JR		 3440 ret = alloc_passthrough_domain();
3441 if (ret)
3442 return ret;
0feae533 3443
6c54aabd 3444 for_each_pci_dev(dev) {
98fc5a69 3445 if (!check_device(&dev->dev))
0feae533
JR		 3446 continue;
3447
5abcdba4
JR		 3448 dev_data = get_dev_data(&dev->dev);
3449 dev_data->passthrough = true;
3450
15898bbc 3451 attach_device(&dev->dev, pt_domain);
0feae533
JR		 3452 }
3453
2655d7a2
JR		 3454 amd_iommu_stats_init();
3455
0feae533
JR		 3456 pr_info("AMD-Vi: Initialized for Passthrough Mode\n");
3457
3458 return 0;
3459}
72e1dcc4
JR		 3460
3461/* IOMMUv2 specific functions */
3462int amd_iommu_register_ppr_notifier(struct notifier_block *nb)
3463{
3464 return atomic_notifier_chain_register(&ppr_notifier, nb);
3465}
3466EXPORT_SYMBOL(amd_iommu_register_ppr_notifier);
3467
3468int amd_iommu_unregister_ppr_notifier(struct notifier_block *nb)
3469{
3470 return atomic_notifier_chain_unregister(&ppr_notifier, nb);
3471}
3472EXPORT_SYMBOL(amd_iommu_unregister_ppr_notifier);
132bd68f
JR		 3473
3474void amd_iommu_domain_direct_map(struct iommu_domain *dom)
3475{
3476 struct protection_domain *domain = dom->priv;
3477 unsigned long flags;
3478
3479 spin_lock_irqsave(&domain->lock, flags);
3480
3481 /* Update data structure */
3482 domain->mode = PAGE_MODE_NONE;
3483 domain->updated = true;
3484
3485 /* Make changes visible to IOMMUs */
3486 update_domain(domain);
3487
3488 /* Page-table is not visible to IOMMU anymore, so free it */
3489 free_pagetable(domain);
3490
3491 spin_unlock_irqrestore(&domain->lock, flags);
3492}
3493EXPORT_SYMBOL(amd_iommu_domain_direct_map);
52815b75
JR		 3494
3495int amd_iommu_domain_enable_v2(struct iommu_domain *dom, int pasids)
3496{
3497 struct protection_domain *domain = dom->priv;
3498 unsigned long flags;
3499 int levels, ret;
3500
3501 if (pasids <= 0 || pasids > (PASID_MASK + 1))
3502 return -EINVAL;
3503
3504 /* Number of GCR3 table levels required */
3505 for (levels = 0; (pasids - 1) & ~0x1ff; pasids >>= 9)
3506 levels += 1;
3507
3508 if (levels > amd_iommu_max_glx_val)
3509 return -EINVAL;
3510
3511 spin_lock_irqsave(&domain->lock, flags);
3512
3513 /*
3514 * Save us all sanity checks whether devices already in the
3515 * domain support IOMMUv2. Just force that the domain has no
3516 * devices attached when it is switched into IOMMUv2 mode.
3517 */
3518 ret = -EBUSY;
3519 if (domain->dev_cnt > 0 || domain->flags & PD_IOMMUV2_MASK)
3520 goto out;
3521
3522 ret = -ENOMEM;
3523 domain->gcr3_tbl = (void *)get_zeroed_page(GFP_ATOMIC);
3524 if (domain->gcr3_tbl == NULL)
3525 goto out;
3526
3527 domain->glx = levels;
3528 domain->flags |= PD_IOMMUV2_MASK;
3529 domain->updated = true;
3530
3531 update_domain(domain);
3532
3533 ret = 0;
3534
3535out:
3536 spin_unlock_irqrestore(&domain->lock, flags);
3537
3538 return ret;
3539}
3540EXPORT_SYMBOL(amd_iommu_domain_enable_v2);
22e266c7
JR		 3541
3542static int __flush_pasid(struct protection_domain *domain, int pasid,
3543 u64 address, bool size)
3544{
3545 struct iommu_dev_data *dev_data;
3546 struct iommu_cmd cmd;
3547 int i, ret;
3548
3549 if (!(domain->flags & PD_IOMMUV2_MASK))
3550 return -EINVAL;
3551
3552 build_inv_iommu_pasid(&cmd, domain->id, pasid, address, size);
3553
3554 /*
3555 * IOMMU TLB needs to be flushed before Device TLB to
3556 * prevent device TLB refill from IOMMU TLB
3557 */
3558 for (i = 0; i < amd_iommus_present; ++i) {
3559 if (domain->dev_iommu[i] == 0)
3560 continue;
3561
3562 ret = iommu_queue_command(amd_iommus[i], &cmd);
3563 if (ret != 0)
3564 goto out;
3565 }
3566
3567 /* Wait until IOMMU TLB flushes are complete */
3568 domain_flush_complete(domain);
3569
3570 /* Now flush device TLBs */
3571 list_for_each_entry(dev_data, &domain->dev_list, list) {
3572 struct amd_iommu *iommu;
3573 int qdep;
3574
3575 BUG_ON(!dev_data->ats.enabled);
3576
3577 qdep = dev_data->ats.qdep;
3578 iommu = amd_iommu_rlookup_table[dev_data->devid];
3579
3580 build_inv_iotlb_pasid(&cmd, dev_data->devid, pasid,
3581 qdep, address, size);
3582
3583 ret = iommu_queue_command(iommu, &cmd);
3584 if (ret != 0)
3585 goto out;
3586 }
3587
3588 /* Wait until all device TLBs are flushed */
3589 domain_flush_complete(domain);
3590
3591 ret = 0;
3592
3593out:
3594
3595 return ret;
3596}
3597
3598static int __amd_iommu_flush_page(struct protection_domain *domain, int pasid,
3599 u64 address)
3600{
399be2f5
JR		 3601 INC_STATS_COUNTER(invalidate_iotlb);
3602
22e266c7
JR		 3603 return __flush_pasid(domain, pasid, address, false);
3604}
3605
3606int amd_iommu_flush_page(struct iommu_domain *dom, int pasid,
3607 u64 address)
3608{
3609 struct protection_domain *domain = dom->priv;
3610 unsigned long flags;
3611 int ret;
3612
3613 spin_lock_irqsave(&domain->lock, flags);
3614 ret = __amd_iommu_flush_page(domain, pasid, address);
3615 spin_unlock_irqrestore(&domain->lock, flags);
3616
3617 return ret;
3618}
3619EXPORT_SYMBOL(amd_iommu_flush_page);
3620
3621static int __amd_iommu_flush_tlb(struct protection_domain *domain, int pasid)
3622{
399be2f5
JR		 3623 INC_STATS_COUNTER(invalidate_iotlb_all);
3624
22e266c7
JR		 3625 return __flush_pasid(domain, pasid, CMD_INV_IOMMU_ALL_PAGES_ADDRESS,
3626 true);
3627}
3628
3629int amd_iommu_flush_tlb(struct iommu_domain *dom, int pasid)
3630{
3631 struct protection_domain *domain = dom->priv;
3632 unsigned long flags;
3633 int ret;
3634
3635 spin_lock_irqsave(&domain->lock, flags);
3636 ret = __amd_iommu_flush_tlb(domain, pasid);
3637 spin_unlock_irqrestore(&domain->lock, flags);
3638
3639 return ret;
3640}
3641EXPORT_SYMBOL(amd_iommu_flush_tlb);
3642
b16137b1
JR		 3643static u64 *__get_gcr3_pte(u64 *root, int level, int pasid, bool alloc)
3644{
3645 int index;
3646 u64 *pte;
3647
3648 while (true) {
3649
3650 index = (pasid >> (9 * level)) & 0x1ff;
3651 pte = &root[index];
3652
3653 if (level == 0)
3654 break;
3655
3656 if (!(*pte & GCR3_VALID)) {
3657 if (!alloc)
3658 return NULL;
3659
3660 root = (void *)get_zeroed_page(GFP_ATOMIC);
3661 if (root == NULL)
3662 return NULL;
3663
3664 *pte = __pa(root) | GCR3_VALID;
3665 }
3666
3667 root = __va(*pte & PAGE_MASK);
3668
3669 level -= 1;
3670 }
3671
3672 return pte;
3673}
3674
3675static int __set_gcr3(struct protection_domain *domain, int pasid,
3676 unsigned long cr3)
3677{
3678 u64 *pte;
3679
3680 if (domain->mode != PAGE_MODE_NONE)
3681 return -EINVAL;
3682
3683 pte = __get_gcr3_pte(domain->gcr3_tbl, domain->glx, pasid, true);
3684 if (pte == NULL)
3685 return -ENOMEM;
3686
3687 *pte = (cr3 & PAGE_MASK) | GCR3_VALID;
3688
3689 return __amd_iommu_flush_tlb(domain, pasid);
3690}
3691
3692static int __clear_gcr3(struct protection_domain *domain, int pasid)
3693{
3694 u64 *pte;
3695
3696 if (domain->mode != PAGE_MODE_NONE)
3697 return -EINVAL;
3698
3699 pte = __get_gcr3_pte(domain->gcr3_tbl, domain->glx, pasid, false);
3700 if (pte == NULL)
3701 return 0;
3702
3703 *pte = 0;
3704
3705 return __amd_iommu_flush_tlb(domain, pasid);
3706}
3707
3708int amd_iommu_domain_set_gcr3(struct iommu_domain *dom, int pasid,
3709 unsigned long cr3)
3710{
3711 struct protection_domain *domain = dom->priv;
3712 unsigned long flags;
3713 int ret;
3714
3715 spin_lock_irqsave(&domain->lock, flags);
3716 ret = __set_gcr3(domain, pasid, cr3);
3717 spin_unlock_irqrestore(&domain->lock, flags);
3718
3719 return ret;
3720}
3721EXPORT_SYMBOL(amd_iommu_domain_set_gcr3);
3722
3723int amd_iommu_domain_clear_gcr3(struct iommu_domain *dom, int pasid)
3724{
3725 struct protection_domain *domain = dom->priv;
3726 unsigned long flags;
3727 int ret;
3728
3729 spin_lock_irqsave(&domain->lock, flags);
3730 ret = __clear_gcr3(domain, pasid);
3731 spin_unlock_irqrestore(&domain->lock, flags);
3732
3733 return ret;
3734}
3735EXPORT_SYMBOL(amd_iommu_domain_clear_gcr3);
c99afa25
JR		 3736
3737int amd_iommu_complete_ppr(struct pci_dev *pdev, int pasid,
3738 int status, int tag)
3739{
3740 struct iommu_dev_data *dev_data;
3741 struct amd_iommu *iommu;
3742 struct iommu_cmd cmd;
3743
399be2f5
JR		 3744 INC_STATS_COUNTER(complete_ppr);
3745
c99afa25
JR		 3746 dev_data = get_dev_data(&pdev->dev);
3747 iommu = amd_iommu_rlookup_table[dev_data->devid];
3748
3749 build_complete_ppr(&cmd, dev_data->devid, pasid, status,
3750 tag, dev_data->pri_tlp);
3751
3752 return iommu_queue_command(iommu, &cmd);
3753}
3754EXPORT_SYMBOL(amd_iommu_complete_ppr);
f3572db8
JR		 3755
3756struct iommu_domain *amd_iommu_get_v2_domain(struct pci_dev *pdev)
3757{
3758 struct protection_domain *domain;
3759
3760 domain = get_domain(&pdev->dev);
3761 if (IS_ERR(domain))
3762 return NULL;
3763
3764 /* Only return IOMMUv2 domains */
3765 if (!(domain->flags & PD_IOMMUV2_MASK))
3766 return NULL;
3767
3768 return domain->iommu_domain;
3769}
3770EXPORT_SYMBOL(amd_iommu_get_v2_domain);
6a113ddc
JR		 3771
3772void amd_iommu_enable_device_erratum(struct pci_dev *pdev, u32 erratum)
3773{
3774 struct iommu_dev_data *dev_data;
3775
3776 if (!amd_iommu_v2_supported())
3777 return;
3778
3779 dev_data = get_dev_data(&pdev->dev);
3780 dev_data->errata |= (1 << erratum);
3781}
3782EXPORT_SYMBOL(amd_iommu_enable_device_erratum);
52efdb89
JR		 3783
3784int amd_iommu_device_info(struct pci_dev *pdev,
3785 struct amd_iommu_device_info *info)
3786{
3787 int max_pasids;
3788 int pos;
3789
3790 if (pdev == NULL || info == NULL)
3791 return -EINVAL;
3792
3793 if (!amd_iommu_v2_supported())
3794 return -EINVAL;
3795
3796 memset(info, 0, sizeof(*info));
3797
3798 pos = pci_find_ext_capability(pdev, PCI_EXT_CAP_ID_ATS);
3799 if (pos)
3800 info->flags |= AMD_IOMMU_DEVICE_FLAG_ATS_SUP;
3801
3802 pos = pci_find_ext_capability(pdev, PCI_EXT_CAP_ID_PRI);
3803 if (pos)
3804 info->flags |= AMD_IOMMU_DEVICE_FLAG_PRI_SUP;
3805
3806 pos = pci_find_ext_capability(pdev, PCI_EXT_CAP_ID_PASID);
3807 if (pos) {
3808 int features;
3809
3810 max_pasids = 1 << (9 * (amd_iommu_max_glx_val + 1));
3811 max_pasids = min(max_pasids, (1 << 20));
3812
3813 info->flags |= AMD_IOMMU_DEVICE_FLAG_PASID_SUP;
3814 info->max_pasids = min(pci_max_pasids(pdev), max_pasids);
3815
3816 features = pci_pasid_features(pdev);
3817 if (features & PCI_PASID_CAP_EXEC)
3818 info->flags |= AMD_IOMMU_DEVICE_FLAG_EXEC_SUP;
3819 if (features & PCI_PASID_CAP_PRIV)
3820 info->flags |= AMD_IOMMU_DEVICE_FLAG_PRIV_SUP;
3821 }
3822
3823 return 0;
3824}
3825EXPORT_SYMBOL(amd_iommu_device_info);
2b324506
JR		 3826
3827#ifdef CONFIG_IRQ_REMAP
3828
3829/*****************************************************************************
3830 *
3831 * Interrupt Remapping Implementation
3832 *
3833 *****************************************************************************/
3834
3835union irte {
3836 u32 val;
3837 struct {
3838 u32 valid : 1,
3839 no_fault : 1,
3840 int_type : 3,
3841 rq_eoi : 1,
3842 dm : 1,
3843 rsvd_1 : 1,
3844 destination : 8,
3845 vector : 8,
3846 rsvd_2 : 8;
3847 } fields;
3848};
3849
3850#define DTE_IRQ_PHYS_ADDR_MASK (((1ULL << 45)-1) << 6)
3851#define DTE_IRQ_REMAP_INTCTL (2ULL << 60)
3852#define DTE_IRQ_TABLE_LEN (8ULL << 1)
3853#define DTE_IRQ_REMAP_ENABLE 1ULL
3854
3855static void set_dte_irq_entry(u16 devid, struct irq_remap_table *table)
3856{
3857 u64 dte;
3858
3859 dte = amd_iommu_dev_table[devid].data[2];
3860 dte &= ~DTE_IRQ_PHYS_ADDR_MASK;
3861 dte |= virt_to_phys(table->table);
3862 dte |= DTE_IRQ_REMAP_INTCTL;
3863 dte |= DTE_IRQ_TABLE_LEN;
3864 dte |= DTE_IRQ_REMAP_ENABLE;
3865
3866 amd_iommu_dev_table[devid].data[2] = dte;
3867}
3868
3869#define IRTE_ALLOCATED (~1U)
3870
3871static struct irq_remap_table *get_irq_table(u16 devid, bool ioapic)
3872{
3873 struct irq_remap_table *table = NULL;
3874 struct amd_iommu *iommu;
3875 unsigned long flags;
3876 u16 alias;
3877
3878 write_lock_irqsave(&amd_iommu_devtable_lock, flags);
3879
3880 iommu = amd_iommu_rlookup_table[devid];
3881 if (!iommu)
3882 goto out_unlock;
3883
3884 table = irq_lookup_table[devid];
3885 if (table)
3886 goto out;
3887
3888 alias = amd_iommu_alias_table[devid];
3889 table = irq_lookup_table[alias];
3890 if (table) {
3891 irq_lookup_table[devid] = table;
3892 set_dte_irq_entry(devid, table);
3893 iommu_flush_dte(iommu, devid);
3894 goto out;
3895 }
3896
3897 /* Nothing there yet, allocate new irq remapping table */
3898 table = kzalloc(sizeof(*table), GFP_ATOMIC);
3899 if (!table)
3900 goto out;
3901
197887f0
JR		 3902 /* Initialize table spin-lock */
3903 spin_lock_init(&table->lock);
3904
2b324506
JR		 3905 if (ioapic)
3906 /* Keep the first 32 indexes free for IOAPIC interrupts */
3907 table->min_index = 32;
3908
3909 table->table = kmem_cache_alloc(amd_iommu_irq_cache, GFP_ATOMIC);
3910 if (!table->table) {
3911 kfree(table);
821f0f68 3912 table = NULL;
2b324506
JR		 3913 goto out;
3914 }
3915
3916 memset(table->table, 0, MAX_IRQS_PER_TABLE * sizeof(u32));
3917
3918 if (ioapic) {
3919 int i;
3920
3921 for (i = 0; i < 32; ++i)
3922 table->table[i] = IRTE_ALLOCATED;
3923 }
3924
3925 irq_lookup_table[devid] = table;
3926 set_dte_irq_entry(devid, table);
3927 iommu_flush_dte(iommu, devid);
3928 if (devid != alias) {
3929 irq_lookup_table[alias] = table;
e028a9e6 3930 set_dte_irq_entry(alias, table);
2b324506
JR		 3931 iommu_flush_dte(iommu, alias);
3932 }
3933
3934out:
3935 iommu_completion_wait(iommu);
3936
3937out_unlock:
3938 write_unlock_irqrestore(&amd_iommu_devtable_lock, flags);
3939
3940 return table;
3941}
3942
3943static int alloc_irq_index(struct irq_cfg *cfg, u16 devid, int count)
3944{
3945 struct irq_remap_table *table;
3946 unsigned long flags;
3947 int index, c;
3948
3949 table = get_irq_table(devid, false);
3950 if (!table)
3951 return -ENODEV;
3952
3953 spin_lock_irqsave(&table->lock, flags);
3954
3955 /* Scan table for free entries */
3956 for (c = 0, index = table->min_index;
3957 index < MAX_IRQS_PER_TABLE;
3958 ++index) {
3959 if (table->table[index] == 0)
3960 c += 1;
3961 else
3962 c = 0;
3963
3964 if (c == count) {
0dfedd61 3965 struct irq_2_irte *irte_info;
2b324506
JR		 3966
3967 for (; c != 0; --c)
3968 table->table[index - c + 1] = IRTE_ALLOCATED;
3969
3970 index -= count - 1;
3971
9b1b0e42 3972 cfg->remapped = 1;
0dfedd61
JR		 3973 irte_info = &cfg->irq_2_irte;
3974 irte_info->devid = devid;
3975 irte_info->index = index;
2b324506
JR		 3976
3977 goto out;
3978 }
3979 }
3980
3981 index = -ENOSPC;
3982
3983out:
3984 spin_unlock_irqrestore(&table->lock, flags);
3985
3986 return index;
3987}
3988
3989static int get_irte(u16 devid, int index, union irte *irte)
3990{
3991 struct irq_remap_table *table;
3992 unsigned long flags;
3993
3994 table = get_irq_table(devid, false);
3995 if (!table)
3996 return -ENOMEM;
3997
3998 spin_lock_irqsave(&table->lock, flags);
3999 irte->val = table->table[index];
4000 spin_unlock_irqrestore(&table->lock, flags);
4001
4002 return 0;
4003}
4004
4005static int modify_irte(u16 devid, int index, union irte irte)
4006{
4007 struct irq_remap_table *table;
4008 struct amd_iommu *iommu;
4009 unsigned long flags;
4010
4011 iommu = amd_iommu_rlookup_table[devid];
4012 if (iommu == NULL)
4013 return -EINVAL;
4014
4015 table = get_irq_table(devid, false);
4016 if (!table)
4017 return -ENOMEM;
4018
4019 spin_lock_irqsave(&table->lock, flags);
4020 table->table[index] = irte.val;
4021 spin_unlock_irqrestore(&table->lock, flags);
4022
4023 iommu_flush_irt(iommu, devid);
4024 iommu_completion_wait(iommu);
4025
4026 return 0;
4027}
4028
4029static void free_irte(u16 devid, int index)
4030{
4031 struct irq_remap_table *table;
4032 struct amd_iommu *iommu;
4033 unsigned long flags;
4034
4035 iommu = amd_iommu_rlookup_table[devid];
4036 if (iommu == NULL)
4037 return;
4038
4039 table = get_irq_table(devid, false);
4040 if (!table)
4041 return;
4042
4043 spin_lock_irqsave(&table->lock, flags);
4044 table->table[index] = 0;
4045 spin_unlock_irqrestore(&table->lock, flags);
4046
4047 iommu_flush_irt(iommu, devid);
4048 iommu_completion_wait(iommu);
4049}
4050
5527de74
JR		 4051static int setup_ioapic_entry(int irq, struct IO_APIC_route_entry *entry,
4052 unsigned int destination, int vector,
4053 struct io_apic_irq_attr *attr)
4054{
4055 struct irq_remap_table *table;
0dfedd61 4056 struct irq_2_irte *irte_info;
5527de74
JR		 4057 struct irq_cfg *cfg;
4058 union irte irte;
4059 int ioapic_id;
4060 int index;
4061 int devid;
4062 int ret;
4063
719b530c 4064 cfg = irq_cfg(irq);
5527de74
JR		 4065 if (!cfg)
4066 return -EINVAL;
4067
0dfedd61 4068 irte_info = &cfg->irq_2_irte;
5527de74
JR		 4069 ioapic_id = mpc_ioapic_id(attr->ioapic);
4070 devid = get_ioapic_devid(ioapic_id);
4071
4072 if (devid < 0)
4073 return devid;
4074
4075 table = get_irq_table(devid, true);
4076 if (table == NULL)
4077 return -ENOMEM;
4078
4079 index = attr->ioapic_pin;
4080
4081 /* Setup IRQ remapping info */
9b1b0e42 4082 cfg->remapped = 1;
0dfedd61
JR		 4083 irte_info->devid = devid;
4084 irte_info->index = index;
5527de74
JR		 4085
4086 /* Setup IRTE for IOMMU */
4087 irte.val = 0;
4088 irte.fields.vector = vector;
4089 irte.fields.int_type = apic->irq_delivery_mode;
4090 irte.fields.destination = destination;
4091 irte.fields.dm = apic->irq_dest_mode;
4092 irte.fields.valid = 1;
4093
4094 ret = modify_irte(devid, index, irte);
4095 if (ret)
4096 return ret;
4097
4098 /* Setup IOAPIC entry */
4099 memset(entry, 0, sizeof(*entry));
4100
4101 entry->vector = index;
4102 entry->mask = 0;
4103 entry->trigger = attr->trigger;
4104 entry->polarity = attr->polarity;
4105
4106 /*
4107 * Mask level triggered irqs.
5527de74
JR		 4108 */
4109 if (attr->trigger)
4110 entry->mask = 1;
4111
4112 return 0;
4113}
4114
4115static int set_affinity(struct irq_data *data, const struct cpumask *mask,
4116 bool force)
4117{
0dfedd61 4118 struct irq_2_irte *irte_info;
5527de74
JR		 4119 unsigned int dest, irq;
4120 struct irq_cfg *cfg;
4121 union irte irte;
4122 int err;
4123
4124 if (!config_enabled(CONFIG_SMP))
4125 return -1;
4126
719b530c 4127 cfg = irqd_cfg(data);
5527de74 4128 irq = data->irq;
0dfedd61 4129 irte_info = &cfg->irq_2_irte;
5527de74
JR		 4130
4131 if (!cpumask_intersects(mask, cpu_online_mask))
4132 return -EINVAL;
4133
0dfedd61 4134 if (get_irte(irte_info->devid, irte_info->index, &irte))
5527de74
JR		 4135 return -EBUSY;
4136
4137 if (assign_irq_vector(irq, cfg, mask))
4138 return -EBUSY;
4139
4140 err = apic->cpu_mask_to_apicid_and(cfg->domain, mask, &dest);
4141 if (err) {
4142 if (assign_irq_vector(irq, cfg, data->affinity))
4143 pr_err("AMD-Vi: Failed to recover vector for irq %d\n", irq);
4144 return err;
4145 }
4146
4147 irte.fields.vector = cfg->vector;
4148 irte.fields.destination = dest;
4149
0dfedd61 4150 modify_irte(irte_info->devid, irte_info->index, irte);
5527de74
JR		 4151
4152 if (cfg->move_in_progress)
4153 send_cleanup_vector(cfg);
4154
4155 cpumask_copy(data->affinity, mask);
4156
4157 return 0;
4158}
4159
4160static int free_irq(int irq)
4161{
0dfedd61 4162 struct irq_2_irte *irte_info;
5527de74
JR		 4163 struct irq_cfg *cfg;
4164
719b530c 4165 cfg = irq_cfg(irq);
5527de74
JR		 4166 if (!cfg)
4167 return -EINVAL;
4168
0dfedd61 4169 irte_info = &cfg->irq_2_irte;
5527de74 4170
0dfedd61 4171 free_irte(irte_info->devid, irte_info->index);
5527de74
JR		 4172
4173 return 0;
4174}
4175
0b4d48cb
JR		 4176static void compose_msi_msg(struct pci_dev *pdev,
4177 unsigned int irq, unsigned int dest,
4178 struct msi_msg *msg, u8 hpet_id)
4179{
0dfedd61 4180 struct irq_2_irte *irte_info;
0b4d48cb
JR		 4181 struct irq_cfg *cfg;
4182 union irte irte;
4183
719b530c 4184 cfg = irq_cfg(irq);
0b4d48cb
JR		 4185 if (!cfg)
4186 return;
4187
0dfedd61 4188 irte_info = &cfg->irq_2_irte;
0b4d48cb
JR		 4189
4190 irte.val = 0;
4191 irte.fields.vector = cfg->vector;
4192 irte.fields.int_type = apic->irq_delivery_mode;
4193 irte.fields.destination = dest;
4194 irte.fields.dm = apic->irq_dest_mode;
4195 irte.fields.valid = 1;
4196
0dfedd61 4197 modify_irte(irte_info->devid, irte_info->index, irte);
0b4d48cb
JR		 4198
4199 msg->address_hi = MSI_ADDR_BASE_HI;
4200 msg->address_lo = MSI_ADDR_BASE_LO;
0dfedd61 4201 msg->data = irte_info->index;
0b4d48cb
JR		 4202}
4203
4204static int msi_alloc_irq(struct pci_dev *pdev, int irq, int nvec)
4205{
4206 struct irq_cfg *cfg;
4207 int index;
4208 u16 devid;
4209
4210 if (!pdev)
4211 return -EINVAL;
4212
719b530c 4213 cfg = irq_cfg(irq);
0b4d48cb
JR		 4214 if (!cfg)
4215 return -EINVAL;
4216
4217 devid = get_device_id(&pdev->dev);
4218 index = alloc_irq_index(cfg, devid, nvec);
4219
4220 return index < 0 ? MAX_IRQS_PER_TABLE : index;
4221}
4222
4223static int msi_setup_irq(struct pci_dev *pdev, unsigned int irq,
4224 int index, int offset)
4225{
0dfedd61 4226 struct irq_2_irte *irte_info;
0b4d48cb
JR		 4227 struct irq_cfg *cfg;
4228 u16 devid;
4229
4230 if (!pdev)
4231 return -EINVAL;
4232
719b530c 4233 cfg = irq_cfg(irq);
0b4d48cb
JR		 4234 if (!cfg)
4235 return -EINVAL;
4236
4237 if (index >= MAX_IRQS_PER_TABLE)
4238 return 0;
4239
4240 devid = get_device_id(&pdev->dev);
0dfedd61 4241 irte_info = &cfg->irq_2_irte;
0b4d48cb 4242
9b1b0e42 4243 cfg->remapped = 1;
0dfedd61
JR		 4244 irte_info->devid = devid;
4245 irte_info->index = index + offset;
0b4d48cb
JR		 4246
4247 return 0;
4248}
4249
5fc24d8c 4250static int alloc_hpet_msi(unsigned int irq, unsigned int id)
d976195c 4251{
0dfedd61 4252 struct irq_2_irte *irte_info;
d976195c
JR		 4253 struct irq_cfg *cfg;
4254 int index, devid;
4255
719b530c 4256 cfg = irq_cfg(irq);
d976195c
JR		 4257 if (!cfg)
4258 return -EINVAL;
4259
0dfedd61 4260 irte_info = &cfg->irq_2_irte;
d976195c
JR		 4261 devid = get_hpet_devid(id);
4262 if (devid < 0)
4263 return devid;
4264
4265 index = alloc_irq_index(cfg, devid, 1);
4266 if (index < 0)
4267 return index;
4268
9b1b0e42 4269 cfg->remapped = 1;
0dfedd61
JR		 4270 irte_info->devid = devid;
4271 irte_info->index = index;
d976195c
JR		 4272
4273 return 0;
4274}
4275
6b474b82 4276struct irq_remap_ops amd_iommu_irq_ops = {
6b474b82
JR		 4277 .prepare = amd_iommu_prepare,
4278 .enable = amd_iommu_enable,
4279 .disable = amd_iommu_disable,
4280 .reenable = amd_iommu_reenable,
4281 .enable_faulting = amd_iommu_enable_faulting,
4282 .setup_ioapic_entry = setup_ioapic_entry,
4283 .set_affinity = set_affinity,
4284 .free_irq = free_irq,
4285 .compose_msi_msg = compose_msi_msg,
4286 .msi_alloc_irq = msi_alloc_irq,
4287 .msi_setup_irq = msi_setup_irq,
5fc24d8c 4288 .alloc_hpet_msi = alloc_hpet_msi,
6b474b82 4289};
2b324506 4290#endif
Linux kernel - Deliverables
This page took 0.981503 seconds and 5 git commands to generate.