iommu/amd: Implement functions to manage GCR3 table
[deliverable/linux.git] / drivers / iommu / amd_iommu_proto.h
CommitLineData
6a9401a7 1/*
5d0d7156 2 * Copyright (C) 2009-2010 Advanced Micro Devices, Inc.
6a9401a7
JR
3 * Author: Joerg Roedel <joerg.roedel@amd.com>
4 *
5 * This program is free software; you can redistribute it and/or modify it
6 * under the terms of the GNU General Public License version 2 as published
7 * by the Free Software Foundation.
8 *
9 * This program is distributed in the hope that it will be useful,
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
12 * GNU General Public License for more details.
13 *
14 * You should have received a copy of the GNU General Public License
15 * along with this program; if not, write to the Free Software
16 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
17 */
18
19#ifndef _ASM_X86_AMD_IOMMU_PROTO_H
20#define _ASM_X86_AMD_IOMMU_PROTO_H
21
403f81d8 22#include "amd_iommu_types.h"
6a9401a7
JR
23
24extern int amd_iommu_init_dma_ops(void);
25extern int amd_iommu_init_passthrough(void);
72fe00f0 26extern irqreturn_t amd_iommu_int_thread(int irq, void *data);
6a9401a7 27extern irqreturn_t amd_iommu_int_handler(int irq, void *data);
6a9401a7
JR
28extern void amd_iommu_apply_erratum_63(u16 devid);
29extern void amd_iommu_reset_cmd_buffer(struct amd_iommu *iommu);
b7cc9554
JR
30extern int amd_iommu_init_devices(void);
31extern void amd_iommu_uninit_devices(void);
8638c491 32extern void amd_iommu_init_notifier(void);
f5325094 33extern void amd_iommu_init_api(void);
400a28a0 34
72e1dcc4 35/* IOMMUv2 specific functions */
132bd68f
JR
36struct iommu_domain;
37
400a28a0 38extern bool amd_iommu_v2_supported(void);
72e1dcc4
JR
39extern int amd_iommu_register_ppr_notifier(struct notifier_block *nb);
40extern int amd_iommu_unregister_ppr_notifier(struct notifier_block *nb);
132bd68f 41extern void amd_iommu_domain_direct_map(struct iommu_domain *dom);
52815b75 42extern int amd_iommu_domain_enable_v2(struct iommu_domain *dom, int pasids);
22e266c7
JR
43extern int amd_iommu_flush_page(struct iommu_domain *dom, int pasid,
44 u64 address);
45extern int amd_iommu_flush_tlb(struct iommu_domain *dom, int pasid);
b16137b1
JR
46extern int amd_iommu_domain_set_gcr3(struct iommu_domain *dom, int pasid,
47 unsigned long cr3);
48extern int amd_iommu_domain_clear_gcr3(struct iommu_domain *dom, int pasid);
49
400a28a0 50
6a9401a7
JR
51#ifndef CONFIG_AMD_IOMMU_STATS
52
53static inline void amd_iommu_stats_init(void) { }
54
55#endif /* !CONFIG_AMD_IOMMU_STATS */
56
4c894f47
JR
57static inline bool is_rd890_iommu(struct pci_dev *pdev)
58{
59 return (pdev->vendor == PCI_VENDOR_ID_ATI) &&
60 (pdev->device == PCI_DEVICE_ID_RD890_IOMMU);
61}
62
d99ddec3
JR
63static inline bool iommu_feature(struct amd_iommu *iommu, u64 f)
64{
65 if (!(iommu->cap & (1 << IOMMU_CAP_EFR)))
66 return false;
67
68 return !!(iommu->features & f);
69}
70
6a9401a7 71#endif /* _ASM_X86_AMD_IOMMU_PROTO_H */
This page took 0.139104 seconds and 5 git commands to generate.