net/mlx5_en: Add missing check for memory allocation failure
[deliverable/linux.git] / drivers / irqchip / Kconfig
CommitLineData
f6e916b8
TP
1config IRQCHIP
2 def_bool y
3 depends on OF_IRQ
4
81243e44
RH
5config ARM_GIC
6 bool
7 select IRQ_DOMAIN
9a1091ef 8 select IRQ_DOMAIN_HIERARCHY
81243e44
RH
9 select MULTI_IRQ_HANDLER
10
853a33ce
SS
11config ARM_GIC_V2M
12 bool
13 depends on ARM_GIC
14 depends on PCI && PCI_MSI
15 select PCI_MSI_IRQ_DOMAIN
16
81243e44
RH
17config GIC_NON_BANKED
18 bool
19
021f6537
MZ
20config ARM_GIC_V3
21 bool
22 select IRQ_DOMAIN
23 select MULTI_IRQ_HANDLER
443acc4f 24 select IRQ_DOMAIN_HIERARCHY
021f6537 25
19812729
MZ
26config ARM_GIC_V3_ITS
27 bool
28 select PCI_MSI_IRQ_DOMAIN
021f6537 29
292ec080
UKK
30config ARM_NVIC
31 bool
32 select IRQ_DOMAIN
33 select GENERIC_IRQ_CHIP
34
44430ec0
RH
35config ARM_VIC
36 bool
37 select IRQ_DOMAIN
38 select MULTI_IRQ_HANDLER
39
40config ARM_VIC_NR
41 int
42 default 4 if ARCH_S5PV210
44430ec0
RH
43 default 2
44 depends on ARM_VIC
45 help
46 The maximum number of VICs available in the system, for
47 power management.
48
b1479ebb
BB
49config ATMEL_AIC_IRQ
50 bool
51 select GENERIC_IRQ_CHIP
52 select IRQ_DOMAIN
53 select MULTI_IRQ_HANDLER
54 select SPARSE_IRQ
55
56config ATMEL_AIC5_IRQ
57 bool
58 select GENERIC_IRQ_CHIP
59 select IRQ_DOMAIN
60 select MULTI_IRQ_HANDLER
61 select SPARSE_IRQ
62
5f7f0317
KC
63config BCM7038_L1_IRQ
64 bool
65 select GENERIC_IRQ_CHIP
66 select IRQ_DOMAIN
67
a4fcbb86
KC
68config BCM7120_L2_IRQ
69 bool
70 select GENERIC_IRQ_CHIP
71 select IRQ_DOMAIN
72
7f646e92
FF
73config BRCMSTB_L2_IRQ
74 bool
7f646e92
FF
75 select GENERIC_IRQ_CHIP
76 select IRQ_DOMAIN
77
350d71b9
SH
78config DW_APB_ICTL
79 bool
e1588490 80 select GENERIC_IRQ_CHIP
350d71b9
SH
81 select IRQ_DOMAIN
82
b6ef9161
JH
83config IMGPDC_IRQ
84 bool
85 select GENERIC_IRQ_CHIP
86 select IRQ_DOMAIN
87
afc98d90
AS
88config CLPS711X_IRQCHIP
89 bool
90 depends on ARCH_CLPS711X
91 select IRQ_DOMAIN
92 select MULTI_IRQ_HANDLER
93 select SPARSE_IRQ
94 default y
95
4db8e6d2
SK
96config OR1K_PIC
97 bool
98 select IRQ_DOMAIN
99
8598066c
FB
100config OMAP_IRQCHIP
101 bool
102 select GENERIC_IRQ_CHIP
103 select IRQ_DOMAIN
104
9dbd90f1
SH
105config ORION_IRQCHIP
106 bool
107 select IRQ_DOMAIN
108 select MULTI_IRQ_HANDLER
109
44358048
MD
110config RENESAS_INTC_IRQPIN
111 bool
112 select IRQ_DOMAIN
113
fbc83b7f
MD
114config RENESAS_IRQC
115 bool
116 select IRQ_DOMAIN
117
07088484
LJ
118config ST_IRQCHIP
119 bool
120 select REGMAP
121 select MFD_SYSCON
122 help
123 Enables SysCfg Controlled IRQs on STi based platforms.
124
b06eb017
CR
125config TB10X_IRQC
126 bool
127 select IRQ_DOMAIN
128 select GENERIC_IRQ_CHIP
129
2389d501
LW
130config VERSATILE_FPGA_IRQ
131 bool
132 select IRQ_DOMAIN
133
134config VERSATILE_FPGA_IRQ_NR
135 int
136 default 4
137 depends on VERSATILE_FPGA_IRQ
26a8e96a
MF
138
139config XTENSA_MX
140 bool
141 select IRQ_DOMAIN
96ca848e
S
142
143config IRQ_CROSSBAR
144 bool
145 help
f54619f2 146 Support for a CROSSBAR ip that precedes the main interrupt controller.
96ca848e
S
147 The primary irqchip invokes the crossbar's callback which inturn allocates
148 a free irq and configures the IP. Thus the peripheral interrupts are
149 routed to one of the free irqchip interrupt lines.
89323f8c
GS
150
151config KEYSTONE_IRQ
152 tristate "Keystone 2 IRQ controller IP"
153 depends on ARCH_KEYSTONE
154 help
155 Support for Texas Instruments Keystone 2 IRQ controller IP which
156 is part of the Keystone 2 IPC mechanism
8a19b8f1
AB
157
158config MIPS_GIC
159 bool
160 select MIPS_CM
This page took 0.118151 seconds and 5 git commands to generate.