Commit | Line | Data |
---|---|---|
cc2d3216 MZ |
1 | /* |
2 | * Copyright (C) 2013, 2014 ARM Limited, All Rights Reserved. | |
3 | * Author: Marc Zyngier <marc.zyngier@arm.com> | |
4 | * | |
5 | * This program is free software; you can redistribute it and/or modify | |
6 | * it under the terms of the GNU General Public License version 2 as | |
7 | * published by the Free Software Foundation. | |
8 | * | |
9 | * This program is distributed in the hope that it will be useful, | |
10 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
11 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
12 | * GNU General Public License for more details. | |
13 | * | |
14 | * You should have received a copy of the GNU General Public License | |
15 | * along with this program. If not, see <http://www.gnu.org/licenses/>. | |
16 | */ | |
17 | ||
18 | #include <linux/bitmap.h> | |
19 | #include <linux/cpu.h> | |
20 | #include <linux/delay.h> | |
21 | #include <linux/interrupt.h> | |
22 | #include <linux/log2.h> | |
23 | #include <linux/mm.h> | |
24 | #include <linux/msi.h> | |
25 | #include <linux/of.h> | |
26 | #include <linux/of_address.h> | |
27 | #include <linux/of_irq.h> | |
28 | #include <linux/of_pci.h> | |
29 | #include <linux/of_platform.h> | |
30 | #include <linux/percpu.h> | |
31 | #include <linux/slab.h> | |
32 | ||
41a83e06 | 33 | #include <linux/irqchip.h> |
cc2d3216 MZ |
34 | #include <linux/irqchip/arm-gic-v3.h> |
35 | ||
36 | #include <asm/cacheflush.h> | |
37 | #include <asm/cputype.h> | |
38 | #include <asm/exception.h> | |
39 | ||
67510cca RR |
40 | #include "irq-gic-common.h" |
41 | ||
94100970 RR |
42 | #define ITS_FLAGS_CMDQ_NEEDS_FLUSHING (1ULL << 0) |
43 | #define ITS_FLAGS_WORKAROUND_CAVIUM_22375 (1ULL << 1) | |
cc2d3216 | 44 | |
c48ed51c MZ |
45 | #define RDIST_FLAGS_PROPBASE_NEEDS_FLUSHING (1 << 0) |
46 | ||
cc2d3216 MZ |
47 | /* |
48 | * Collection structure - just an ID, and a redistributor address to | |
49 | * ping. We use one per CPU as a bag of interrupts assigned to this | |
50 | * CPU. | |
51 | */ | |
52 | struct its_collection { | |
53 | u64 target_address; | |
54 | u16 col_id; | |
55 | }; | |
56 | ||
57 | /* | |
58 | * The ITS structure - contains most of the infrastructure, with the | |
841514ab MZ |
59 | * top-level MSI domain, the command queue, the collections, and the |
60 | * list of devices writing to it. | |
cc2d3216 MZ |
61 | */ |
62 | struct its_node { | |
63 | raw_spinlock_t lock; | |
64 | struct list_head entry; | |
cc2d3216 MZ |
65 | void __iomem *base; |
66 | unsigned long phys_base; | |
67 | struct its_cmd_block *cmd_base; | |
68 | struct its_cmd_block *cmd_write; | |
1a485f4d SD |
69 | struct { |
70 | void *base; | |
71 | u32 order; | |
72 | } tables[GITS_BASER_NR_REGS]; | |
cc2d3216 MZ |
73 | struct its_collection *collections; |
74 | struct list_head its_device_list; | |
75 | u64 flags; | |
76 | u32 ite_size; | |
77 | }; | |
78 | ||
79 | #define ITS_ITT_ALIGN SZ_256 | |
80 | ||
591e5bec MZ |
81 | struct event_lpi_map { |
82 | unsigned long *lpi_map; | |
83 | u16 *col_map; | |
84 | irq_hw_number_t lpi_base; | |
85 | int nr_lpis; | |
86 | }; | |
87 | ||
cc2d3216 MZ |
88 | /* |
89 | * The ITS view of a device - belongs to an ITS, a collection, owns an | |
90 | * interrupt translation table, and a list of interrupts. | |
91 | */ | |
92 | struct its_device { | |
93 | struct list_head entry; | |
94 | struct its_node *its; | |
591e5bec | 95 | struct event_lpi_map event_map; |
cc2d3216 | 96 | void *itt; |
cc2d3216 MZ |
97 | u32 nr_ites; |
98 | u32 device_id; | |
99 | }; | |
100 | ||
1ac19ca6 MZ |
101 | static LIST_HEAD(its_nodes); |
102 | static DEFINE_SPINLOCK(its_lock); | |
103 | static struct device_node *gic_root_node; | |
104 | static struct rdists *gic_rdists; | |
105 | ||
106 | #define gic_data_rdist() (raw_cpu_ptr(gic_rdists->rdist)) | |
107 | #define gic_data_rdist_rd_base() (gic_data_rdist()->rd_base) | |
108 | ||
591e5bec MZ |
109 | static struct its_collection *dev_event_to_col(struct its_device *its_dev, |
110 | u32 event) | |
111 | { | |
112 | struct its_node *its = its_dev->its; | |
113 | ||
114 | return its->collections + its_dev->event_map.col_map[event]; | |
115 | } | |
116 | ||
cc2d3216 MZ |
117 | /* |
118 | * ITS command descriptors - parameters to be encoded in a command | |
119 | * block. | |
120 | */ | |
121 | struct its_cmd_desc { | |
122 | union { | |
123 | struct { | |
124 | struct its_device *dev; | |
125 | u32 event_id; | |
126 | } its_inv_cmd; | |
127 | ||
128 | struct { | |
129 | struct its_device *dev; | |
130 | u32 event_id; | |
131 | } its_int_cmd; | |
132 | ||
133 | struct { | |
134 | struct its_device *dev; | |
135 | int valid; | |
136 | } its_mapd_cmd; | |
137 | ||
138 | struct { | |
139 | struct its_collection *col; | |
140 | int valid; | |
141 | } its_mapc_cmd; | |
142 | ||
143 | struct { | |
144 | struct its_device *dev; | |
145 | u32 phys_id; | |
146 | u32 event_id; | |
147 | } its_mapvi_cmd; | |
148 | ||
149 | struct { | |
150 | struct its_device *dev; | |
151 | struct its_collection *col; | |
591e5bec | 152 | u32 event_id; |
cc2d3216 MZ |
153 | } its_movi_cmd; |
154 | ||
155 | struct { | |
156 | struct its_device *dev; | |
157 | u32 event_id; | |
158 | } its_discard_cmd; | |
159 | ||
160 | struct { | |
161 | struct its_collection *col; | |
162 | } its_invall_cmd; | |
163 | }; | |
164 | }; | |
165 | ||
166 | /* | |
167 | * The ITS command block, which is what the ITS actually parses. | |
168 | */ | |
169 | struct its_cmd_block { | |
170 | u64 raw_cmd[4]; | |
171 | }; | |
172 | ||
173 | #define ITS_CMD_QUEUE_SZ SZ_64K | |
174 | #define ITS_CMD_QUEUE_NR_ENTRIES (ITS_CMD_QUEUE_SZ / sizeof(struct its_cmd_block)) | |
175 | ||
176 | typedef struct its_collection *(*its_cmd_builder_t)(struct its_cmd_block *, | |
177 | struct its_cmd_desc *); | |
178 | ||
179 | static void its_encode_cmd(struct its_cmd_block *cmd, u8 cmd_nr) | |
180 | { | |
181 | cmd->raw_cmd[0] &= ~0xffUL; | |
182 | cmd->raw_cmd[0] |= cmd_nr; | |
183 | } | |
184 | ||
185 | static void its_encode_devid(struct its_cmd_block *cmd, u32 devid) | |
186 | { | |
7e195ba0 | 187 | cmd->raw_cmd[0] &= BIT_ULL(32) - 1; |
cc2d3216 MZ |
188 | cmd->raw_cmd[0] |= ((u64)devid) << 32; |
189 | } | |
190 | ||
191 | static void its_encode_event_id(struct its_cmd_block *cmd, u32 id) | |
192 | { | |
193 | cmd->raw_cmd[1] &= ~0xffffffffUL; | |
194 | cmd->raw_cmd[1] |= id; | |
195 | } | |
196 | ||
197 | static void its_encode_phys_id(struct its_cmd_block *cmd, u32 phys_id) | |
198 | { | |
199 | cmd->raw_cmd[1] &= 0xffffffffUL; | |
200 | cmd->raw_cmd[1] |= ((u64)phys_id) << 32; | |
201 | } | |
202 | ||
203 | static void its_encode_size(struct its_cmd_block *cmd, u8 size) | |
204 | { | |
205 | cmd->raw_cmd[1] &= ~0x1fUL; | |
206 | cmd->raw_cmd[1] |= size & 0x1f; | |
207 | } | |
208 | ||
209 | static void its_encode_itt(struct its_cmd_block *cmd, u64 itt_addr) | |
210 | { | |
211 | cmd->raw_cmd[2] &= ~0xffffffffffffUL; | |
212 | cmd->raw_cmd[2] |= itt_addr & 0xffffffffff00UL; | |
213 | } | |
214 | ||
215 | static void its_encode_valid(struct its_cmd_block *cmd, int valid) | |
216 | { | |
217 | cmd->raw_cmd[2] &= ~(1UL << 63); | |
218 | cmd->raw_cmd[2] |= ((u64)!!valid) << 63; | |
219 | } | |
220 | ||
221 | static void its_encode_target(struct its_cmd_block *cmd, u64 target_addr) | |
222 | { | |
223 | cmd->raw_cmd[2] &= ~(0xffffffffUL << 16); | |
224 | cmd->raw_cmd[2] |= (target_addr & (0xffffffffUL << 16)); | |
225 | } | |
226 | ||
227 | static void its_encode_collection(struct its_cmd_block *cmd, u16 col) | |
228 | { | |
229 | cmd->raw_cmd[2] &= ~0xffffUL; | |
230 | cmd->raw_cmd[2] |= col; | |
231 | } | |
232 | ||
233 | static inline void its_fixup_cmd(struct its_cmd_block *cmd) | |
234 | { | |
235 | /* Let's fixup BE commands */ | |
236 | cmd->raw_cmd[0] = cpu_to_le64(cmd->raw_cmd[0]); | |
237 | cmd->raw_cmd[1] = cpu_to_le64(cmd->raw_cmd[1]); | |
238 | cmd->raw_cmd[2] = cpu_to_le64(cmd->raw_cmd[2]); | |
239 | cmd->raw_cmd[3] = cpu_to_le64(cmd->raw_cmd[3]); | |
240 | } | |
241 | ||
242 | static struct its_collection *its_build_mapd_cmd(struct its_cmd_block *cmd, | |
243 | struct its_cmd_desc *desc) | |
244 | { | |
245 | unsigned long itt_addr; | |
c8481267 | 246 | u8 size = ilog2(desc->its_mapd_cmd.dev->nr_ites); |
cc2d3216 MZ |
247 | |
248 | itt_addr = virt_to_phys(desc->its_mapd_cmd.dev->itt); | |
249 | itt_addr = ALIGN(itt_addr, ITS_ITT_ALIGN); | |
250 | ||
251 | its_encode_cmd(cmd, GITS_CMD_MAPD); | |
252 | its_encode_devid(cmd, desc->its_mapd_cmd.dev->device_id); | |
253 | its_encode_size(cmd, size - 1); | |
254 | its_encode_itt(cmd, itt_addr); | |
255 | its_encode_valid(cmd, desc->its_mapd_cmd.valid); | |
256 | ||
257 | its_fixup_cmd(cmd); | |
258 | ||
591e5bec | 259 | return NULL; |
cc2d3216 MZ |
260 | } |
261 | ||
262 | static struct its_collection *its_build_mapc_cmd(struct its_cmd_block *cmd, | |
263 | struct its_cmd_desc *desc) | |
264 | { | |
265 | its_encode_cmd(cmd, GITS_CMD_MAPC); | |
266 | its_encode_collection(cmd, desc->its_mapc_cmd.col->col_id); | |
267 | its_encode_target(cmd, desc->its_mapc_cmd.col->target_address); | |
268 | its_encode_valid(cmd, desc->its_mapc_cmd.valid); | |
269 | ||
270 | its_fixup_cmd(cmd); | |
271 | ||
272 | return desc->its_mapc_cmd.col; | |
273 | } | |
274 | ||
275 | static struct its_collection *its_build_mapvi_cmd(struct its_cmd_block *cmd, | |
276 | struct its_cmd_desc *desc) | |
277 | { | |
591e5bec MZ |
278 | struct its_collection *col; |
279 | ||
280 | col = dev_event_to_col(desc->its_mapvi_cmd.dev, | |
281 | desc->its_mapvi_cmd.event_id); | |
282 | ||
cc2d3216 MZ |
283 | its_encode_cmd(cmd, GITS_CMD_MAPVI); |
284 | its_encode_devid(cmd, desc->its_mapvi_cmd.dev->device_id); | |
285 | its_encode_event_id(cmd, desc->its_mapvi_cmd.event_id); | |
286 | its_encode_phys_id(cmd, desc->its_mapvi_cmd.phys_id); | |
591e5bec | 287 | its_encode_collection(cmd, col->col_id); |
cc2d3216 MZ |
288 | |
289 | its_fixup_cmd(cmd); | |
290 | ||
591e5bec | 291 | return col; |
cc2d3216 MZ |
292 | } |
293 | ||
294 | static struct its_collection *its_build_movi_cmd(struct its_cmd_block *cmd, | |
295 | struct its_cmd_desc *desc) | |
296 | { | |
591e5bec MZ |
297 | struct its_collection *col; |
298 | ||
299 | col = dev_event_to_col(desc->its_movi_cmd.dev, | |
300 | desc->its_movi_cmd.event_id); | |
301 | ||
cc2d3216 MZ |
302 | its_encode_cmd(cmd, GITS_CMD_MOVI); |
303 | its_encode_devid(cmd, desc->its_movi_cmd.dev->device_id); | |
591e5bec | 304 | its_encode_event_id(cmd, desc->its_movi_cmd.event_id); |
cc2d3216 MZ |
305 | its_encode_collection(cmd, desc->its_movi_cmd.col->col_id); |
306 | ||
307 | its_fixup_cmd(cmd); | |
308 | ||
591e5bec | 309 | return col; |
cc2d3216 MZ |
310 | } |
311 | ||
312 | static struct its_collection *its_build_discard_cmd(struct its_cmd_block *cmd, | |
313 | struct its_cmd_desc *desc) | |
314 | { | |
591e5bec MZ |
315 | struct its_collection *col; |
316 | ||
317 | col = dev_event_to_col(desc->its_discard_cmd.dev, | |
318 | desc->its_discard_cmd.event_id); | |
319 | ||
cc2d3216 MZ |
320 | its_encode_cmd(cmd, GITS_CMD_DISCARD); |
321 | its_encode_devid(cmd, desc->its_discard_cmd.dev->device_id); | |
322 | its_encode_event_id(cmd, desc->its_discard_cmd.event_id); | |
323 | ||
324 | its_fixup_cmd(cmd); | |
325 | ||
591e5bec | 326 | return col; |
cc2d3216 MZ |
327 | } |
328 | ||
329 | static struct its_collection *its_build_inv_cmd(struct its_cmd_block *cmd, | |
330 | struct its_cmd_desc *desc) | |
331 | { | |
591e5bec MZ |
332 | struct its_collection *col; |
333 | ||
334 | col = dev_event_to_col(desc->its_inv_cmd.dev, | |
335 | desc->its_inv_cmd.event_id); | |
336 | ||
cc2d3216 MZ |
337 | its_encode_cmd(cmd, GITS_CMD_INV); |
338 | its_encode_devid(cmd, desc->its_inv_cmd.dev->device_id); | |
339 | its_encode_event_id(cmd, desc->its_inv_cmd.event_id); | |
340 | ||
341 | its_fixup_cmd(cmd); | |
342 | ||
591e5bec | 343 | return col; |
cc2d3216 MZ |
344 | } |
345 | ||
346 | static struct its_collection *its_build_invall_cmd(struct its_cmd_block *cmd, | |
347 | struct its_cmd_desc *desc) | |
348 | { | |
349 | its_encode_cmd(cmd, GITS_CMD_INVALL); | |
350 | its_encode_collection(cmd, desc->its_mapc_cmd.col->col_id); | |
351 | ||
352 | its_fixup_cmd(cmd); | |
353 | ||
354 | return NULL; | |
355 | } | |
356 | ||
357 | static u64 its_cmd_ptr_to_offset(struct its_node *its, | |
358 | struct its_cmd_block *ptr) | |
359 | { | |
360 | return (ptr - its->cmd_base) * sizeof(*ptr); | |
361 | } | |
362 | ||
363 | static int its_queue_full(struct its_node *its) | |
364 | { | |
365 | int widx; | |
366 | int ridx; | |
367 | ||
368 | widx = its->cmd_write - its->cmd_base; | |
369 | ridx = readl_relaxed(its->base + GITS_CREADR) / sizeof(struct its_cmd_block); | |
370 | ||
371 | /* This is incredibly unlikely to happen, unless the ITS locks up. */ | |
372 | if (((widx + 1) % ITS_CMD_QUEUE_NR_ENTRIES) == ridx) | |
373 | return 1; | |
374 | ||
375 | return 0; | |
376 | } | |
377 | ||
378 | static struct its_cmd_block *its_allocate_entry(struct its_node *its) | |
379 | { | |
380 | struct its_cmd_block *cmd; | |
381 | u32 count = 1000000; /* 1s! */ | |
382 | ||
383 | while (its_queue_full(its)) { | |
384 | count--; | |
385 | if (!count) { | |
386 | pr_err_ratelimited("ITS queue not draining\n"); | |
387 | return NULL; | |
388 | } | |
389 | cpu_relax(); | |
390 | udelay(1); | |
391 | } | |
392 | ||
393 | cmd = its->cmd_write++; | |
394 | ||
395 | /* Handle queue wrapping */ | |
396 | if (its->cmd_write == (its->cmd_base + ITS_CMD_QUEUE_NR_ENTRIES)) | |
397 | its->cmd_write = its->cmd_base; | |
398 | ||
399 | return cmd; | |
400 | } | |
401 | ||
402 | static struct its_cmd_block *its_post_commands(struct its_node *its) | |
403 | { | |
404 | u64 wr = its_cmd_ptr_to_offset(its, its->cmd_write); | |
405 | ||
406 | writel_relaxed(wr, its->base + GITS_CWRITER); | |
407 | ||
408 | return its->cmd_write; | |
409 | } | |
410 | ||
411 | static void its_flush_cmd(struct its_node *its, struct its_cmd_block *cmd) | |
412 | { | |
413 | /* | |
414 | * Make sure the commands written to memory are observable by | |
415 | * the ITS. | |
416 | */ | |
417 | if (its->flags & ITS_FLAGS_CMDQ_NEEDS_FLUSHING) | |
418 | __flush_dcache_area(cmd, sizeof(*cmd)); | |
419 | else | |
420 | dsb(ishst); | |
421 | } | |
422 | ||
423 | static void its_wait_for_range_completion(struct its_node *its, | |
424 | struct its_cmd_block *from, | |
425 | struct its_cmd_block *to) | |
426 | { | |
427 | u64 rd_idx, from_idx, to_idx; | |
428 | u32 count = 1000000; /* 1s! */ | |
429 | ||
430 | from_idx = its_cmd_ptr_to_offset(its, from); | |
431 | to_idx = its_cmd_ptr_to_offset(its, to); | |
432 | ||
433 | while (1) { | |
434 | rd_idx = readl_relaxed(its->base + GITS_CREADR); | |
435 | if (rd_idx >= to_idx || rd_idx < from_idx) | |
436 | break; | |
437 | ||
438 | count--; | |
439 | if (!count) { | |
440 | pr_err_ratelimited("ITS queue timeout\n"); | |
441 | return; | |
442 | } | |
443 | cpu_relax(); | |
444 | udelay(1); | |
445 | } | |
446 | } | |
447 | ||
448 | static void its_send_single_command(struct its_node *its, | |
449 | its_cmd_builder_t builder, | |
450 | struct its_cmd_desc *desc) | |
451 | { | |
452 | struct its_cmd_block *cmd, *sync_cmd, *next_cmd; | |
453 | struct its_collection *sync_col; | |
3e39e8f5 | 454 | unsigned long flags; |
cc2d3216 | 455 | |
3e39e8f5 | 456 | raw_spin_lock_irqsave(&its->lock, flags); |
cc2d3216 MZ |
457 | |
458 | cmd = its_allocate_entry(its); | |
459 | if (!cmd) { /* We're soooooo screewed... */ | |
460 | pr_err_ratelimited("ITS can't allocate, dropping command\n"); | |
3e39e8f5 | 461 | raw_spin_unlock_irqrestore(&its->lock, flags); |
cc2d3216 MZ |
462 | return; |
463 | } | |
464 | sync_col = builder(cmd, desc); | |
465 | its_flush_cmd(its, cmd); | |
466 | ||
467 | if (sync_col) { | |
468 | sync_cmd = its_allocate_entry(its); | |
469 | if (!sync_cmd) { | |
470 | pr_err_ratelimited("ITS can't SYNC, skipping\n"); | |
471 | goto post; | |
472 | } | |
473 | its_encode_cmd(sync_cmd, GITS_CMD_SYNC); | |
474 | its_encode_target(sync_cmd, sync_col->target_address); | |
475 | its_fixup_cmd(sync_cmd); | |
476 | its_flush_cmd(its, sync_cmd); | |
477 | } | |
478 | ||
479 | post: | |
480 | next_cmd = its_post_commands(its); | |
3e39e8f5 | 481 | raw_spin_unlock_irqrestore(&its->lock, flags); |
cc2d3216 MZ |
482 | |
483 | its_wait_for_range_completion(its, cmd, next_cmd); | |
484 | } | |
485 | ||
486 | static void its_send_inv(struct its_device *dev, u32 event_id) | |
487 | { | |
488 | struct its_cmd_desc desc; | |
489 | ||
490 | desc.its_inv_cmd.dev = dev; | |
491 | desc.its_inv_cmd.event_id = event_id; | |
492 | ||
493 | its_send_single_command(dev->its, its_build_inv_cmd, &desc); | |
494 | } | |
495 | ||
496 | static void its_send_mapd(struct its_device *dev, int valid) | |
497 | { | |
498 | struct its_cmd_desc desc; | |
499 | ||
500 | desc.its_mapd_cmd.dev = dev; | |
501 | desc.its_mapd_cmd.valid = !!valid; | |
502 | ||
503 | its_send_single_command(dev->its, its_build_mapd_cmd, &desc); | |
504 | } | |
505 | ||
506 | static void its_send_mapc(struct its_node *its, struct its_collection *col, | |
507 | int valid) | |
508 | { | |
509 | struct its_cmd_desc desc; | |
510 | ||
511 | desc.its_mapc_cmd.col = col; | |
512 | desc.its_mapc_cmd.valid = !!valid; | |
513 | ||
514 | its_send_single_command(its, its_build_mapc_cmd, &desc); | |
515 | } | |
516 | ||
517 | static void its_send_mapvi(struct its_device *dev, u32 irq_id, u32 id) | |
518 | { | |
519 | struct its_cmd_desc desc; | |
520 | ||
521 | desc.its_mapvi_cmd.dev = dev; | |
522 | desc.its_mapvi_cmd.phys_id = irq_id; | |
523 | desc.its_mapvi_cmd.event_id = id; | |
524 | ||
525 | its_send_single_command(dev->its, its_build_mapvi_cmd, &desc); | |
526 | } | |
527 | ||
528 | static void its_send_movi(struct its_device *dev, | |
529 | struct its_collection *col, u32 id) | |
530 | { | |
531 | struct its_cmd_desc desc; | |
532 | ||
533 | desc.its_movi_cmd.dev = dev; | |
534 | desc.its_movi_cmd.col = col; | |
591e5bec | 535 | desc.its_movi_cmd.event_id = id; |
cc2d3216 MZ |
536 | |
537 | its_send_single_command(dev->its, its_build_movi_cmd, &desc); | |
538 | } | |
539 | ||
540 | static void its_send_discard(struct its_device *dev, u32 id) | |
541 | { | |
542 | struct its_cmd_desc desc; | |
543 | ||
544 | desc.its_discard_cmd.dev = dev; | |
545 | desc.its_discard_cmd.event_id = id; | |
546 | ||
547 | its_send_single_command(dev->its, its_build_discard_cmd, &desc); | |
548 | } | |
549 | ||
550 | static void its_send_invall(struct its_node *its, struct its_collection *col) | |
551 | { | |
552 | struct its_cmd_desc desc; | |
553 | ||
554 | desc.its_invall_cmd.col = col; | |
555 | ||
556 | its_send_single_command(its, its_build_invall_cmd, &desc); | |
557 | } | |
c48ed51c MZ |
558 | |
559 | /* | |
560 | * irqchip functions - assumes MSI, mostly. | |
561 | */ | |
562 | ||
563 | static inline u32 its_get_event_id(struct irq_data *d) | |
564 | { | |
565 | struct its_device *its_dev = irq_data_get_irq_chip_data(d); | |
591e5bec | 566 | return d->hwirq - its_dev->event_map.lpi_base; |
c48ed51c MZ |
567 | } |
568 | ||
569 | static void lpi_set_config(struct irq_data *d, bool enable) | |
570 | { | |
571 | struct its_device *its_dev = irq_data_get_irq_chip_data(d); | |
572 | irq_hw_number_t hwirq = d->hwirq; | |
573 | u32 id = its_get_event_id(d); | |
574 | u8 *cfg = page_address(gic_rdists->prop_page) + hwirq - 8192; | |
575 | ||
576 | if (enable) | |
577 | *cfg |= LPI_PROP_ENABLED; | |
578 | else | |
579 | *cfg &= ~LPI_PROP_ENABLED; | |
580 | ||
581 | /* | |
582 | * Make the above write visible to the redistributors. | |
583 | * And yes, we're flushing exactly: One. Single. Byte. | |
584 | * Humpf... | |
585 | */ | |
586 | if (gic_rdists->flags & RDIST_FLAGS_PROPBASE_NEEDS_FLUSHING) | |
587 | __flush_dcache_area(cfg, sizeof(*cfg)); | |
588 | else | |
589 | dsb(ishst); | |
590 | its_send_inv(its_dev, id); | |
591 | } | |
592 | ||
593 | static void its_mask_irq(struct irq_data *d) | |
594 | { | |
595 | lpi_set_config(d, false); | |
596 | } | |
597 | ||
598 | static void its_unmask_irq(struct irq_data *d) | |
599 | { | |
600 | lpi_set_config(d, true); | |
601 | } | |
602 | ||
c48ed51c MZ |
603 | static int its_set_affinity(struct irq_data *d, const struct cpumask *mask_val, |
604 | bool force) | |
605 | { | |
606 | unsigned int cpu = cpumask_any_and(mask_val, cpu_online_mask); | |
607 | struct its_device *its_dev = irq_data_get_irq_chip_data(d); | |
608 | struct its_collection *target_col; | |
609 | u32 id = its_get_event_id(d); | |
610 | ||
611 | if (cpu >= nr_cpu_ids) | |
612 | return -EINVAL; | |
613 | ||
614 | target_col = &its_dev->its->collections[cpu]; | |
615 | its_send_movi(its_dev, target_col, id); | |
591e5bec | 616 | its_dev->event_map.col_map[id] = cpu; |
c48ed51c MZ |
617 | |
618 | return IRQ_SET_MASK_OK_DONE; | |
619 | } | |
620 | ||
b48ac83d MZ |
621 | static void its_irq_compose_msi_msg(struct irq_data *d, struct msi_msg *msg) |
622 | { | |
623 | struct its_device *its_dev = irq_data_get_irq_chip_data(d); | |
624 | struct its_node *its; | |
625 | u64 addr; | |
626 | ||
627 | its = its_dev->its; | |
628 | addr = its->phys_base + GITS_TRANSLATER; | |
629 | ||
630 | msg->address_lo = addr & ((1UL << 32) - 1); | |
631 | msg->address_hi = addr >> 32; | |
632 | msg->data = its_get_event_id(d); | |
633 | } | |
634 | ||
c48ed51c MZ |
635 | static struct irq_chip its_irq_chip = { |
636 | .name = "ITS", | |
637 | .irq_mask = its_mask_irq, | |
638 | .irq_unmask = its_unmask_irq, | |
004fa08d | 639 | .irq_eoi = irq_chip_eoi_parent, |
c48ed51c | 640 | .irq_set_affinity = its_set_affinity, |
b48ac83d MZ |
641 | .irq_compose_msi_msg = its_irq_compose_msi_msg, |
642 | }; | |
643 | ||
bf9529f8 MZ |
644 | /* |
645 | * How we allocate LPIs: | |
646 | * | |
647 | * The GIC has id_bits bits for interrupt identifiers. From there, we | |
648 | * must subtract 8192 which are reserved for SGIs/PPIs/SPIs. Then, as | |
649 | * we allocate LPIs by chunks of 32, we can shift the whole thing by 5 | |
650 | * bits to the right. | |
651 | * | |
652 | * This gives us (((1UL << id_bits) - 8192) >> 5) possible allocations. | |
653 | */ | |
654 | #define IRQS_PER_CHUNK_SHIFT 5 | |
655 | #define IRQS_PER_CHUNK (1 << IRQS_PER_CHUNK_SHIFT) | |
656 | ||
657 | static unsigned long *lpi_bitmap; | |
658 | static u32 lpi_chunks; | |
659 | static DEFINE_SPINLOCK(lpi_lock); | |
660 | ||
661 | static int its_lpi_to_chunk(int lpi) | |
662 | { | |
663 | return (lpi - 8192) >> IRQS_PER_CHUNK_SHIFT; | |
664 | } | |
665 | ||
666 | static int its_chunk_to_lpi(int chunk) | |
667 | { | |
668 | return (chunk << IRQS_PER_CHUNK_SHIFT) + 8192; | |
669 | } | |
670 | ||
671 | static int its_lpi_init(u32 id_bits) | |
672 | { | |
673 | lpi_chunks = its_lpi_to_chunk(1UL << id_bits); | |
674 | ||
675 | lpi_bitmap = kzalloc(BITS_TO_LONGS(lpi_chunks) * sizeof(long), | |
676 | GFP_KERNEL); | |
677 | if (!lpi_bitmap) { | |
678 | lpi_chunks = 0; | |
679 | return -ENOMEM; | |
680 | } | |
681 | ||
682 | pr_info("ITS: Allocated %d chunks for LPIs\n", (int)lpi_chunks); | |
683 | return 0; | |
684 | } | |
685 | ||
686 | static unsigned long *its_lpi_alloc_chunks(int nr_irqs, int *base, int *nr_ids) | |
687 | { | |
688 | unsigned long *bitmap = NULL; | |
689 | int chunk_id; | |
690 | int nr_chunks; | |
691 | int i; | |
692 | ||
693 | nr_chunks = DIV_ROUND_UP(nr_irqs, IRQS_PER_CHUNK); | |
694 | ||
695 | spin_lock(&lpi_lock); | |
696 | ||
697 | do { | |
698 | chunk_id = bitmap_find_next_zero_area(lpi_bitmap, lpi_chunks, | |
699 | 0, nr_chunks, 0); | |
700 | if (chunk_id < lpi_chunks) | |
701 | break; | |
702 | ||
703 | nr_chunks--; | |
704 | } while (nr_chunks > 0); | |
705 | ||
706 | if (!nr_chunks) | |
707 | goto out; | |
708 | ||
709 | bitmap = kzalloc(BITS_TO_LONGS(nr_chunks * IRQS_PER_CHUNK) * sizeof (long), | |
710 | GFP_ATOMIC); | |
711 | if (!bitmap) | |
712 | goto out; | |
713 | ||
714 | for (i = 0; i < nr_chunks; i++) | |
715 | set_bit(chunk_id + i, lpi_bitmap); | |
716 | ||
717 | *base = its_chunk_to_lpi(chunk_id); | |
718 | *nr_ids = nr_chunks * IRQS_PER_CHUNK; | |
719 | ||
720 | out: | |
721 | spin_unlock(&lpi_lock); | |
722 | ||
c8415b94 MZ |
723 | if (!bitmap) |
724 | *base = *nr_ids = 0; | |
725 | ||
bf9529f8 MZ |
726 | return bitmap; |
727 | } | |
728 | ||
591e5bec | 729 | static void its_lpi_free(struct event_lpi_map *map) |
bf9529f8 | 730 | { |
591e5bec MZ |
731 | int base = map->lpi_base; |
732 | int nr_ids = map->nr_lpis; | |
bf9529f8 MZ |
733 | int lpi; |
734 | ||
735 | spin_lock(&lpi_lock); | |
736 | ||
737 | for (lpi = base; lpi < (base + nr_ids); lpi += IRQS_PER_CHUNK) { | |
738 | int chunk = its_lpi_to_chunk(lpi); | |
739 | BUG_ON(chunk > lpi_chunks); | |
740 | if (test_bit(chunk, lpi_bitmap)) { | |
741 | clear_bit(chunk, lpi_bitmap); | |
742 | } else { | |
743 | pr_err("Bad LPI chunk %d\n", chunk); | |
744 | } | |
745 | } | |
746 | ||
747 | spin_unlock(&lpi_lock); | |
748 | ||
591e5bec MZ |
749 | kfree(map->lpi_map); |
750 | kfree(map->col_map); | |
bf9529f8 | 751 | } |
1ac19ca6 MZ |
752 | |
753 | /* | |
754 | * We allocate 64kB for PROPBASE. That gives us at most 64K LPIs to | |
755 | * deal with (one configuration byte per interrupt). PENDBASE has to | |
756 | * be 64kB aligned (one bit per LPI, plus 8192 bits for SPI/PPI/SGI). | |
757 | */ | |
758 | #define LPI_PROPBASE_SZ SZ_64K | |
759 | #define LPI_PENDBASE_SZ (LPI_PROPBASE_SZ / 8 + SZ_1K) | |
760 | ||
761 | /* | |
762 | * This is how many bits of ID we need, including the useless ones. | |
763 | */ | |
764 | #define LPI_NRBITS ilog2(LPI_PROPBASE_SZ + SZ_8K) | |
765 | ||
766 | #define LPI_PROP_DEFAULT_PRIO 0xa0 | |
767 | ||
768 | static int __init its_alloc_lpi_tables(void) | |
769 | { | |
770 | phys_addr_t paddr; | |
771 | ||
772 | gic_rdists->prop_page = alloc_pages(GFP_NOWAIT, | |
773 | get_order(LPI_PROPBASE_SZ)); | |
774 | if (!gic_rdists->prop_page) { | |
775 | pr_err("Failed to allocate PROPBASE\n"); | |
776 | return -ENOMEM; | |
777 | } | |
778 | ||
779 | paddr = page_to_phys(gic_rdists->prop_page); | |
780 | pr_info("GIC: using LPI property table @%pa\n", &paddr); | |
781 | ||
782 | /* Priority 0xa0, Group-1, disabled */ | |
783 | memset(page_address(gic_rdists->prop_page), | |
784 | LPI_PROP_DEFAULT_PRIO | LPI_PROP_GROUP1, | |
785 | LPI_PROPBASE_SZ); | |
786 | ||
787 | /* Make sure the GIC will observe the written configuration */ | |
788 | __flush_dcache_area(page_address(gic_rdists->prop_page), LPI_PROPBASE_SZ); | |
789 | ||
790 | return 0; | |
791 | } | |
792 | ||
793 | static const char *its_base_type_string[] = { | |
794 | [GITS_BASER_TYPE_DEVICE] = "Devices", | |
795 | [GITS_BASER_TYPE_VCPU] = "Virtual CPUs", | |
796 | [GITS_BASER_TYPE_CPU] = "Physical CPUs", | |
797 | [GITS_BASER_TYPE_COLLECTION] = "Interrupt Collections", | |
798 | [GITS_BASER_TYPE_RESERVED5] = "Reserved (5)", | |
799 | [GITS_BASER_TYPE_RESERVED6] = "Reserved (6)", | |
800 | [GITS_BASER_TYPE_RESERVED7] = "Reserved (7)", | |
801 | }; | |
802 | ||
803 | static void its_free_tables(struct its_node *its) | |
804 | { | |
805 | int i; | |
806 | ||
807 | for (i = 0; i < GITS_BASER_NR_REGS; i++) { | |
1a485f4d SD |
808 | if (its->tables[i].base) { |
809 | free_pages((unsigned long)its->tables[i].base, | |
810 | its->tables[i].order); | |
811 | its->tables[i].base = NULL; | |
1ac19ca6 MZ |
812 | } |
813 | } | |
814 | } | |
815 | ||
841514ab | 816 | static int its_alloc_tables(const char *node_name, struct its_node *its) |
1ac19ca6 MZ |
817 | { |
818 | int err; | |
819 | int i; | |
790b57ae | 820 | int psz = SZ_64K; |
1ac19ca6 | 821 | u64 shr = GITS_BASER_InnerShareable; |
94100970 RR |
822 | u64 cache; |
823 | u64 typer; | |
824 | u32 ids; | |
825 | ||
826 | if (its->flags & ITS_FLAGS_WORKAROUND_CAVIUM_22375) { | |
827 | /* | |
828 | * erratum 22375: only alloc 8MB table size | |
829 | * erratum 24313: ignore memory access type | |
830 | */ | |
831 | cache = 0; | |
832 | ids = 0x14; /* 20 bits, 8MB */ | |
833 | } else { | |
834 | cache = GITS_BASER_WaWb; | |
835 | typer = readq_relaxed(its->base + GITS_TYPER); | |
836 | ids = GITS_TYPER_DEVBITS(typer); | |
837 | } | |
1ac19ca6 MZ |
838 | |
839 | for (i = 0; i < GITS_BASER_NR_REGS; i++) { | |
840 | u64 val = readq_relaxed(its->base + GITS_BASER + i * 8); | |
841 | u64 type = GITS_BASER_TYPE(val); | |
842 | u64 entry_size = GITS_BASER_ENTRY_SIZE(val); | |
790b57ae | 843 | int order = get_order(psz); |
f54b97ed | 844 | int alloc_size; |
30f21363 | 845 | int alloc_pages; |
1ac19ca6 MZ |
846 | u64 tmp; |
847 | void *base; | |
848 | ||
849 | if (type == GITS_BASER_TYPE_NONE) | |
850 | continue; | |
851 | ||
f54b97ed MZ |
852 | /* |
853 | * Allocate as many entries as required to fit the | |
854 | * range of device IDs that the ITS can grok... The ID | |
855 | * space being incredibly sparse, this results in a | |
856 | * massive waste of memory. | |
857 | * | |
858 | * For other tables, only allocate a single page. | |
859 | */ | |
860 | if (type == GITS_BASER_TYPE_DEVICE) { | |
3ad2a5f5 ML |
861 | /* |
862 | * 'order' was initialized earlier to the default page | |
863 | * granule of the the ITS. We can't have an allocation | |
864 | * smaller than that. If the requested allocation | |
865 | * is smaller, round up to the default page granule. | |
866 | */ | |
867 | order = max(get_order((1UL << ids) * entry_size), | |
868 | order); | |
1d27704a YW |
869 | if (order >= MAX_ORDER) { |
870 | order = MAX_ORDER - 1; | |
871 | pr_warn("%s: Device Table too large, reduce its page order to %u\n", | |
841514ab | 872 | node_name, order); |
1d27704a | 873 | } |
f54b97ed MZ |
874 | } |
875 | ||
876 | alloc_size = (1 << order) * PAGE_SIZE; | |
18aa60ce | 877 | retry_alloc_baser: |
30f21363 RR |
878 | alloc_pages = (alloc_size / psz); |
879 | if (alloc_pages > GITS_BASER_PAGES_MAX) { | |
880 | alloc_pages = GITS_BASER_PAGES_MAX; | |
881 | order = get_order(GITS_BASER_PAGES_MAX * psz); | |
882 | pr_warn("%s: Device Table too large, reduce its page order to %u (%u pages)\n", | |
883 | node_name, order, alloc_pages); | |
884 | } | |
885 | ||
f54b97ed | 886 | base = (void *)__get_free_pages(GFP_KERNEL | __GFP_ZERO, order); |
1ac19ca6 MZ |
887 | if (!base) { |
888 | err = -ENOMEM; | |
889 | goto out_free; | |
890 | } | |
891 | ||
1a485f4d SD |
892 | its->tables[i].base = base; |
893 | its->tables[i].order = order; | |
1ac19ca6 MZ |
894 | |
895 | retry_baser: | |
896 | val = (virt_to_phys(base) | | |
897 | (type << GITS_BASER_TYPE_SHIFT) | | |
898 | ((entry_size - 1) << GITS_BASER_ENTRY_SIZE_SHIFT) | | |
241a386c | 899 | cache | |
1ac19ca6 MZ |
900 | shr | |
901 | GITS_BASER_VALID); | |
902 | ||
903 | switch (psz) { | |
904 | case SZ_4K: | |
905 | val |= GITS_BASER_PAGE_SIZE_4K; | |
906 | break; | |
907 | case SZ_16K: | |
908 | val |= GITS_BASER_PAGE_SIZE_16K; | |
909 | break; | |
910 | case SZ_64K: | |
911 | val |= GITS_BASER_PAGE_SIZE_64K; | |
912 | break; | |
913 | } | |
914 | ||
30f21363 | 915 | val |= alloc_pages - 1; |
1ac19ca6 MZ |
916 | |
917 | writeq_relaxed(val, its->base + GITS_BASER + i * 8); | |
918 | tmp = readq_relaxed(its->base + GITS_BASER + i * 8); | |
919 | ||
920 | if ((val ^ tmp) & GITS_BASER_SHAREABILITY_MASK) { | |
921 | /* | |
922 | * Shareability didn't stick. Just use | |
923 | * whatever the read reported, which is likely | |
924 | * to be the only thing this redistributor | |
241a386c MZ |
925 | * supports. If that's zero, make it |
926 | * non-cacheable as well. | |
1ac19ca6 MZ |
927 | */ |
928 | shr = tmp & GITS_BASER_SHAREABILITY_MASK; | |
5a9a8915 | 929 | if (!shr) { |
241a386c | 930 | cache = GITS_BASER_nC; |
5a9a8915 MZ |
931 | __flush_dcache_area(base, alloc_size); |
932 | } | |
1ac19ca6 MZ |
933 | goto retry_baser; |
934 | } | |
935 | ||
936 | if ((val ^ tmp) & GITS_BASER_PAGE_SIZE_MASK) { | |
937 | /* | |
938 | * Page size didn't stick. Let's try a smaller | |
939 | * size and retry. If we reach 4K, then | |
940 | * something is horribly wrong... | |
941 | */ | |
18aa60ce | 942 | free_pages((unsigned long)base, order); |
1a485f4d | 943 | its->tables[i].base = NULL; |
18aa60ce | 944 | |
1ac19ca6 MZ |
945 | switch (psz) { |
946 | case SZ_16K: | |
947 | psz = SZ_4K; | |
18aa60ce | 948 | goto retry_alloc_baser; |
1ac19ca6 MZ |
949 | case SZ_64K: |
950 | psz = SZ_16K; | |
18aa60ce | 951 | goto retry_alloc_baser; |
1ac19ca6 MZ |
952 | } |
953 | } | |
954 | ||
955 | if (val != tmp) { | |
956 | pr_err("ITS: %s: GITS_BASER%d doesn't stick: %lx %lx\n", | |
841514ab | 957 | node_name, i, |
1ac19ca6 MZ |
958 | (unsigned long) val, (unsigned long) tmp); |
959 | err = -ENXIO; | |
960 | goto out_free; | |
961 | } | |
962 | ||
963 | pr_info("ITS: allocated %d %s @%lx (psz %dK, shr %d)\n", | |
f54b97ed | 964 | (int)(alloc_size / entry_size), |
1ac19ca6 MZ |
965 | its_base_type_string[type], |
966 | (unsigned long)virt_to_phys(base), | |
967 | psz / SZ_1K, (int)shr >> GITS_BASER_SHAREABILITY_SHIFT); | |
968 | } | |
969 | ||
970 | return 0; | |
971 | ||
972 | out_free: | |
973 | its_free_tables(its); | |
974 | ||
975 | return err; | |
976 | } | |
977 | ||
978 | static int its_alloc_collections(struct its_node *its) | |
979 | { | |
980 | its->collections = kzalloc(nr_cpu_ids * sizeof(*its->collections), | |
981 | GFP_KERNEL); | |
982 | if (!its->collections) | |
983 | return -ENOMEM; | |
984 | ||
985 | return 0; | |
986 | } | |
987 | ||
988 | static void its_cpu_init_lpis(void) | |
989 | { | |
990 | void __iomem *rbase = gic_data_rdist_rd_base(); | |
991 | struct page *pend_page; | |
992 | u64 val, tmp; | |
993 | ||
994 | /* If we didn't allocate the pending table yet, do it now */ | |
995 | pend_page = gic_data_rdist()->pend_page; | |
996 | if (!pend_page) { | |
997 | phys_addr_t paddr; | |
998 | /* | |
999 | * The pending pages have to be at least 64kB aligned, | |
1000 | * hence the 'max(LPI_PENDBASE_SZ, SZ_64K)' below. | |
1001 | */ | |
1002 | pend_page = alloc_pages(GFP_NOWAIT | __GFP_ZERO, | |
1003 | get_order(max(LPI_PENDBASE_SZ, SZ_64K))); | |
1004 | if (!pend_page) { | |
1005 | pr_err("Failed to allocate PENDBASE for CPU%d\n", | |
1006 | smp_processor_id()); | |
1007 | return; | |
1008 | } | |
1009 | ||
1010 | /* Make sure the GIC will observe the zero-ed page */ | |
1011 | __flush_dcache_area(page_address(pend_page), LPI_PENDBASE_SZ); | |
1012 | ||
1013 | paddr = page_to_phys(pend_page); | |
1014 | pr_info("CPU%d: using LPI pending table @%pa\n", | |
1015 | smp_processor_id(), &paddr); | |
1016 | gic_data_rdist()->pend_page = pend_page; | |
1017 | } | |
1018 | ||
1019 | /* Disable LPIs */ | |
1020 | val = readl_relaxed(rbase + GICR_CTLR); | |
1021 | val &= ~GICR_CTLR_ENABLE_LPIS; | |
1022 | writel_relaxed(val, rbase + GICR_CTLR); | |
1023 | ||
1024 | /* | |
1025 | * Make sure any change to the table is observable by the GIC. | |
1026 | */ | |
1027 | dsb(sy); | |
1028 | ||
1029 | /* set PROPBASE */ | |
1030 | val = (page_to_phys(gic_rdists->prop_page) | | |
1031 | GICR_PROPBASER_InnerShareable | | |
1032 | GICR_PROPBASER_WaWb | | |
1033 | ((LPI_NRBITS - 1) & GICR_PROPBASER_IDBITS_MASK)); | |
1034 | ||
1035 | writeq_relaxed(val, rbase + GICR_PROPBASER); | |
1036 | tmp = readq_relaxed(rbase + GICR_PROPBASER); | |
1037 | ||
1038 | if ((tmp ^ val) & GICR_PROPBASER_SHAREABILITY_MASK) { | |
241a386c MZ |
1039 | if (!(tmp & GICR_PROPBASER_SHAREABILITY_MASK)) { |
1040 | /* | |
1041 | * The HW reports non-shareable, we must | |
1042 | * remove the cacheability attributes as | |
1043 | * well. | |
1044 | */ | |
1045 | val &= ~(GICR_PROPBASER_SHAREABILITY_MASK | | |
1046 | GICR_PROPBASER_CACHEABILITY_MASK); | |
1047 | val |= GICR_PROPBASER_nC; | |
1048 | writeq_relaxed(val, rbase + GICR_PROPBASER); | |
1049 | } | |
1ac19ca6 MZ |
1050 | pr_info_once("GIC: using cache flushing for LPI property table\n"); |
1051 | gic_rdists->flags |= RDIST_FLAGS_PROPBASE_NEEDS_FLUSHING; | |
1052 | } | |
1053 | ||
1054 | /* set PENDBASE */ | |
1055 | val = (page_to_phys(pend_page) | | |
4ad3e363 MZ |
1056 | GICR_PENDBASER_InnerShareable | |
1057 | GICR_PENDBASER_WaWb); | |
1ac19ca6 MZ |
1058 | |
1059 | writeq_relaxed(val, rbase + GICR_PENDBASER); | |
241a386c MZ |
1060 | tmp = readq_relaxed(rbase + GICR_PENDBASER); |
1061 | ||
1062 | if (!(tmp & GICR_PENDBASER_SHAREABILITY_MASK)) { | |
1063 | /* | |
1064 | * The HW reports non-shareable, we must remove the | |
1065 | * cacheability attributes as well. | |
1066 | */ | |
1067 | val &= ~(GICR_PENDBASER_SHAREABILITY_MASK | | |
1068 | GICR_PENDBASER_CACHEABILITY_MASK); | |
1069 | val |= GICR_PENDBASER_nC; | |
1070 | writeq_relaxed(val, rbase + GICR_PENDBASER); | |
1071 | } | |
1ac19ca6 MZ |
1072 | |
1073 | /* Enable LPIs */ | |
1074 | val = readl_relaxed(rbase + GICR_CTLR); | |
1075 | val |= GICR_CTLR_ENABLE_LPIS; | |
1076 | writel_relaxed(val, rbase + GICR_CTLR); | |
1077 | ||
1078 | /* Make sure the GIC has seen the above */ | |
1079 | dsb(sy); | |
1080 | } | |
1081 | ||
1082 | static void its_cpu_init_collection(void) | |
1083 | { | |
1084 | struct its_node *its; | |
1085 | int cpu; | |
1086 | ||
1087 | spin_lock(&its_lock); | |
1088 | cpu = smp_processor_id(); | |
1089 | ||
1090 | list_for_each_entry(its, &its_nodes, entry) { | |
1091 | u64 target; | |
1092 | ||
1093 | /* | |
1094 | * We now have to bind each collection to its target | |
1095 | * redistributor. | |
1096 | */ | |
1097 | if (readq_relaxed(its->base + GITS_TYPER) & GITS_TYPER_PTA) { | |
1098 | /* | |
1099 | * This ITS wants the physical address of the | |
1100 | * redistributor. | |
1101 | */ | |
1102 | target = gic_data_rdist()->phys_base; | |
1103 | } else { | |
1104 | /* | |
1105 | * This ITS wants a linear CPU number. | |
1106 | */ | |
1107 | target = readq_relaxed(gic_data_rdist_rd_base() + GICR_TYPER); | |
263fcd31 | 1108 | target = GICR_TYPER_CPU_NUMBER(target) << 16; |
1ac19ca6 MZ |
1109 | } |
1110 | ||
1111 | /* Perform collection mapping */ | |
1112 | its->collections[cpu].target_address = target; | |
1113 | its->collections[cpu].col_id = cpu; | |
1114 | ||
1115 | its_send_mapc(its, &its->collections[cpu], 1); | |
1116 | its_send_invall(its, &its->collections[cpu]); | |
1117 | } | |
1118 | ||
1119 | spin_unlock(&its_lock); | |
1120 | } | |
84a6a2e7 MZ |
1121 | |
1122 | static struct its_device *its_find_device(struct its_node *its, u32 dev_id) | |
1123 | { | |
1124 | struct its_device *its_dev = NULL, *tmp; | |
3e39e8f5 | 1125 | unsigned long flags; |
84a6a2e7 | 1126 | |
3e39e8f5 | 1127 | raw_spin_lock_irqsave(&its->lock, flags); |
84a6a2e7 MZ |
1128 | |
1129 | list_for_each_entry(tmp, &its->its_device_list, entry) { | |
1130 | if (tmp->device_id == dev_id) { | |
1131 | its_dev = tmp; | |
1132 | break; | |
1133 | } | |
1134 | } | |
1135 | ||
3e39e8f5 | 1136 | raw_spin_unlock_irqrestore(&its->lock, flags); |
84a6a2e7 MZ |
1137 | |
1138 | return its_dev; | |
1139 | } | |
1140 | ||
1141 | static struct its_device *its_create_device(struct its_node *its, u32 dev_id, | |
1142 | int nvecs) | |
1143 | { | |
1144 | struct its_device *dev; | |
1145 | unsigned long *lpi_map; | |
3e39e8f5 | 1146 | unsigned long flags; |
591e5bec | 1147 | u16 *col_map = NULL; |
84a6a2e7 MZ |
1148 | void *itt; |
1149 | int lpi_base; | |
1150 | int nr_lpis; | |
c8481267 | 1151 | int nr_ites; |
84a6a2e7 MZ |
1152 | int sz; |
1153 | ||
1154 | dev = kzalloc(sizeof(*dev), GFP_KERNEL); | |
c8481267 MZ |
1155 | /* |
1156 | * At least one bit of EventID is being used, hence a minimum | |
1157 | * of two entries. No, the architecture doesn't let you | |
1158 | * express an ITT with a single entry. | |
1159 | */ | |
96555c47 | 1160 | nr_ites = max(2UL, roundup_pow_of_two(nvecs)); |
c8481267 | 1161 | sz = nr_ites * its->ite_size; |
84a6a2e7 | 1162 | sz = max(sz, ITS_ITT_ALIGN) + ITS_ITT_ALIGN - 1; |
6c834125 | 1163 | itt = kzalloc(sz, GFP_KERNEL); |
84a6a2e7 | 1164 | lpi_map = its_lpi_alloc_chunks(nvecs, &lpi_base, &nr_lpis); |
591e5bec MZ |
1165 | if (lpi_map) |
1166 | col_map = kzalloc(sizeof(*col_map) * nr_lpis, GFP_KERNEL); | |
84a6a2e7 | 1167 | |
591e5bec | 1168 | if (!dev || !itt || !lpi_map || !col_map) { |
84a6a2e7 MZ |
1169 | kfree(dev); |
1170 | kfree(itt); | |
1171 | kfree(lpi_map); | |
591e5bec | 1172 | kfree(col_map); |
84a6a2e7 MZ |
1173 | return NULL; |
1174 | } | |
1175 | ||
5a9a8915 MZ |
1176 | __flush_dcache_area(itt, sz); |
1177 | ||
84a6a2e7 MZ |
1178 | dev->its = its; |
1179 | dev->itt = itt; | |
c8481267 | 1180 | dev->nr_ites = nr_ites; |
591e5bec MZ |
1181 | dev->event_map.lpi_map = lpi_map; |
1182 | dev->event_map.col_map = col_map; | |
1183 | dev->event_map.lpi_base = lpi_base; | |
1184 | dev->event_map.nr_lpis = nr_lpis; | |
84a6a2e7 MZ |
1185 | dev->device_id = dev_id; |
1186 | INIT_LIST_HEAD(&dev->entry); | |
1187 | ||
3e39e8f5 | 1188 | raw_spin_lock_irqsave(&its->lock, flags); |
84a6a2e7 | 1189 | list_add(&dev->entry, &its->its_device_list); |
3e39e8f5 | 1190 | raw_spin_unlock_irqrestore(&its->lock, flags); |
84a6a2e7 | 1191 | |
84a6a2e7 MZ |
1192 | /* Map device to its ITT */ |
1193 | its_send_mapd(dev, 1); | |
1194 | ||
1195 | return dev; | |
1196 | } | |
1197 | ||
1198 | static void its_free_device(struct its_device *its_dev) | |
1199 | { | |
3e39e8f5 MZ |
1200 | unsigned long flags; |
1201 | ||
1202 | raw_spin_lock_irqsave(&its_dev->its->lock, flags); | |
84a6a2e7 | 1203 | list_del(&its_dev->entry); |
3e39e8f5 | 1204 | raw_spin_unlock_irqrestore(&its_dev->its->lock, flags); |
84a6a2e7 MZ |
1205 | kfree(its_dev->itt); |
1206 | kfree(its_dev); | |
1207 | } | |
b48ac83d MZ |
1208 | |
1209 | static int its_alloc_device_irq(struct its_device *dev, irq_hw_number_t *hwirq) | |
1210 | { | |
1211 | int idx; | |
1212 | ||
591e5bec MZ |
1213 | idx = find_first_zero_bit(dev->event_map.lpi_map, |
1214 | dev->event_map.nr_lpis); | |
1215 | if (idx == dev->event_map.nr_lpis) | |
b48ac83d MZ |
1216 | return -ENOSPC; |
1217 | ||
591e5bec MZ |
1218 | *hwirq = dev->event_map.lpi_base + idx; |
1219 | set_bit(idx, dev->event_map.lpi_map); | |
b48ac83d | 1220 | |
b48ac83d MZ |
1221 | return 0; |
1222 | } | |
1223 | ||
54456db9 MZ |
1224 | static int its_msi_prepare(struct irq_domain *domain, struct device *dev, |
1225 | int nvec, msi_alloc_info_t *info) | |
e8137f4f | 1226 | { |
b48ac83d | 1227 | struct its_node *its; |
b48ac83d | 1228 | struct its_device *its_dev; |
54456db9 MZ |
1229 | struct msi_domain_info *msi_info; |
1230 | u32 dev_id; | |
1231 | ||
1232 | /* | |
1233 | * We ignore "dev" entierely, and rely on the dev_id that has | |
1234 | * been passed via the scratchpad. This limits this domain's | |
1235 | * usefulness to upper layers that definitely know that they | |
1236 | * are built on top of the ITS. | |
1237 | */ | |
1238 | dev_id = info->scratchpad[0].ul; | |
1239 | ||
1240 | msi_info = msi_get_domain_info(domain); | |
1241 | its = msi_info->data; | |
e8137f4f | 1242 | |
f130420e | 1243 | its_dev = its_find_device(its, dev_id); |
e8137f4f MZ |
1244 | if (its_dev) { |
1245 | /* | |
1246 | * We already have seen this ID, probably through | |
1247 | * another alias (PCI bridge of some sort). No need to | |
1248 | * create the device. | |
1249 | */ | |
f130420e | 1250 | pr_debug("Reusing ITT for devID %x\n", dev_id); |
e8137f4f MZ |
1251 | goto out; |
1252 | } | |
b48ac83d | 1253 | |
f130420e | 1254 | its_dev = its_create_device(its, dev_id, nvec); |
b48ac83d MZ |
1255 | if (!its_dev) |
1256 | return -ENOMEM; | |
1257 | ||
f130420e | 1258 | pr_debug("ITT %d entries, %d bits\n", nvec, ilog2(nvec)); |
e8137f4f | 1259 | out: |
b48ac83d | 1260 | info->scratchpad[0].ptr = its_dev; |
b48ac83d MZ |
1261 | return 0; |
1262 | } | |
1263 | ||
54456db9 MZ |
1264 | static struct msi_domain_ops its_msi_domain_ops = { |
1265 | .msi_prepare = its_msi_prepare, | |
1266 | }; | |
1267 | ||
b48ac83d MZ |
1268 | static int its_irq_gic_domain_alloc(struct irq_domain *domain, |
1269 | unsigned int virq, | |
1270 | irq_hw_number_t hwirq) | |
1271 | { | |
f833f57f MZ |
1272 | struct irq_fwspec fwspec; |
1273 | ||
1274 | if (irq_domain_get_of_node(domain->parent)) { | |
1275 | fwspec.fwnode = domain->parent->fwnode; | |
1276 | fwspec.param_count = 3; | |
1277 | fwspec.param[0] = GIC_IRQ_TYPE_LPI; | |
1278 | fwspec.param[1] = hwirq; | |
1279 | fwspec.param[2] = IRQ_TYPE_EDGE_RISING; | |
1280 | } else { | |
1281 | return -EINVAL; | |
1282 | } | |
b48ac83d | 1283 | |
f833f57f | 1284 | return irq_domain_alloc_irqs_parent(domain, virq, 1, &fwspec); |
b48ac83d MZ |
1285 | } |
1286 | ||
1287 | static int its_irq_domain_alloc(struct irq_domain *domain, unsigned int virq, | |
1288 | unsigned int nr_irqs, void *args) | |
1289 | { | |
1290 | msi_alloc_info_t *info = args; | |
1291 | struct its_device *its_dev = info->scratchpad[0].ptr; | |
1292 | irq_hw_number_t hwirq; | |
1293 | int err; | |
1294 | int i; | |
1295 | ||
1296 | for (i = 0; i < nr_irqs; i++) { | |
1297 | err = its_alloc_device_irq(its_dev, &hwirq); | |
1298 | if (err) | |
1299 | return err; | |
1300 | ||
1301 | err = its_irq_gic_domain_alloc(domain, virq + i, hwirq); | |
1302 | if (err) | |
1303 | return err; | |
1304 | ||
1305 | irq_domain_set_hwirq_and_chip(domain, virq + i, | |
1306 | hwirq, &its_irq_chip, its_dev); | |
f130420e MZ |
1307 | pr_debug("ID:%d pID:%d vID:%d\n", |
1308 | (int)(hwirq - its_dev->event_map.lpi_base), | |
1309 | (int) hwirq, virq + i); | |
b48ac83d MZ |
1310 | } |
1311 | ||
1312 | return 0; | |
1313 | } | |
1314 | ||
aca268df MZ |
1315 | static void its_irq_domain_activate(struct irq_domain *domain, |
1316 | struct irq_data *d) | |
1317 | { | |
1318 | struct its_device *its_dev = irq_data_get_irq_chip_data(d); | |
1319 | u32 event = its_get_event_id(d); | |
1320 | ||
591e5bec MZ |
1321 | /* Bind the LPI to the first possible CPU */ |
1322 | its_dev->event_map.col_map[event] = cpumask_first(cpu_online_mask); | |
1323 | ||
aca268df MZ |
1324 | /* Map the GIC IRQ and event to the device */ |
1325 | its_send_mapvi(its_dev, d->hwirq, event); | |
1326 | } | |
1327 | ||
1328 | static void its_irq_domain_deactivate(struct irq_domain *domain, | |
1329 | struct irq_data *d) | |
1330 | { | |
1331 | struct its_device *its_dev = irq_data_get_irq_chip_data(d); | |
1332 | u32 event = its_get_event_id(d); | |
1333 | ||
1334 | /* Stop the delivery of interrupts */ | |
1335 | its_send_discard(its_dev, event); | |
1336 | } | |
1337 | ||
b48ac83d MZ |
1338 | static void its_irq_domain_free(struct irq_domain *domain, unsigned int virq, |
1339 | unsigned int nr_irqs) | |
1340 | { | |
1341 | struct irq_data *d = irq_domain_get_irq_data(domain, virq); | |
1342 | struct its_device *its_dev = irq_data_get_irq_chip_data(d); | |
1343 | int i; | |
1344 | ||
1345 | for (i = 0; i < nr_irqs; i++) { | |
1346 | struct irq_data *data = irq_domain_get_irq_data(domain, | |
1347 | virq + i); | |
aca268df | 1348 | u32 event = its_get_event_id(data); |
b48ac83d MZ |
1349 | |
1350 | /* Mark interrupt index as unused */ | |
591e5bec | 1351 | clear_bit(event, its_dev->event_map.lpi_map); |
b48ac83d MZ |
1352 | |
1353 | /* Nuke the entry in the domain */ | |
2da39949 | 1354 | irq_domain_reset_irq_data(data); |
b48ac83d MZ |
1355 | } |
1356 | ||
1357 | /* If all interrupts have been freed, start mopping the floor */ | |
591e5bec MZ |
1358 | if (bitmap_empty(its_dev->event_map.lpi_map, |
1359 | its_dev->event_map.nr_lpis)) { | |
1360 | its_lpi_free(&its_dev->event_map); | |
b48ac83d MZ |
1361 | |
1362 | /* Unmap device/itt */ | |
1363 | its_send_mapd(its_dev, 0); | |
1364 | its_free_device(its_dev); | |
1365 | } | |
1366 | ||
1367 | irq_domain_free_irqs_parent(domain, virq, nr_irqs); | |
1368 | } | |
1369 | ||
1370 | static const struct irq_domain_ops its_domain_ops = { | |
1371 | .alloc = its_irq_domain_alloc, | |
1372 | .free = its_irq_domain_free, | |
aca268df MZ |
1373 | .activate = its_irq_domain_activate, |
1374 | .deactivate = its_irq_domain_deactivate, | |
b48ac83d | 1375 | }; |
4c21f3c2 | 1376 | |
4559fbb3 YW |
1377 | static int its_force_quiescent(void __iomem *base) |
1378 | { | |
1379 | u32 count = 1000000; /* 1s */ | |
1380 | u32 val; | |
1381 | ||
1382 | val = readl_relaxed(base + GITS_CTLR); | |
1383 | if (val & GITS_CTLR_QUIESCENT) | |
1384 | return 0; | |
1385 | ||
1386 | /* Disable the generation of all interrupts to this ITS */ | |
1387 | val &= ~GITS_CTLR_ENABLE; | |
1388 | writel_relaxed(val, base + GITS_CTLR); | |
1389 | ||
1390 | /* Poll GITS_CTLR and wait until ITS becomes quiescent */ | |
1391 | while (1) { | |
1392 | val = readl_relaxed(base + GITS_CTLR); | |
1393 | if (val & GITS_CTLR_QUIESCENT) | |
1394 | return 0; | |
1395 | ||
1396 | count--; | |
1397 | if (!count) | |
1398 | return -EBUSY; | |
1399 | ||
1400 | cpu_relax(); | |
1401 | udelay(1); | |
1402 | } | |
1403 | } | |
1404 | ||
94100970 RR |
1405 | static void __maybe_unused its_enable_quirk_cavium_22375(void *data) |
1406 | { | |
1407 | struct its_node *its = data; | |
1408 | ||
1409 | its->flags |= ITS_FLAGS_WORKAROUND_CAVIUM_22375; | |
1410 | } | |
1411 | ||
67510cca | 1412 | static const struct gic_quirk its_quirks[] = { |
94100970 RR |
1413 | #ifdef CONFIG_CAVIUM_ERRATUM_22375 |
1414 | { | |
1415 | .desc = "ITS: Cavium errata 22375, 24313", | |
1416 | .iidr = 0xa100034c, /* ThunderX pass 1.x */ | |
1417 | .mask = 0xffff0fff, | |
1418 | .init = its_enable_quirk_cavium_22375, | |
1419 | }, | |
1420 | #endif | |
67510cca RR |
1421 | { |
1422 | } | |
1423 | }; | |
1424 | ||
1425 | static void its_enable_quirks(struct its_node *its) | |
1426 | { | |
1427 | u32 iidr = readl_relaxed(its->base + GITS_IIDR); | |
1428 | ||
1429 | gic_enable_quirks(iidr, its_quirks, its); | |
1430 | } | |
1431 | ||
4c21f3c2 MZ |
1432 | static int its_probe(struct device_node *node, struct irq_domain *parent) |
1433 | { | |
1434 | struct resource res; | |
1435 | struct its_node *its; | |
1436 | void __iomem *its_base; | |
54456db9 | 1437 | struct irq_domain *inner_domain; |
4c21f3c2 MZ |
1438 | u32 val; |
1439 | u64 baser, tmp; | |
1440 | int err; | |
1441 | ||
1442 | err = of_address_to_resource(node, 0, &res); | |
1443 | if (err) { | |
1444 | pr_warn("%s: no regs?\n", node->full_name); | |
1445 | return -ENXIO; | |
1446 | } | |
1447 | ||
1448 | its_base = ioremap(res.start, resource_size(&res)); | |
1449 | if (!its_base) { | |
1450 | pr_warn("%s: unable to map registers\n", node->full_name); | |
1451 | return -ENOMEM; | |
1452 | } | |
1453 | ||
1454 | val = readl_relaxed(its_base + GITS_PIDR2) & GIC_PIDR2_ARCH_MASK; | |
1455 | if (val != 0x30 && val != 0x40) { | |
1456 | pr_warn("%s: no ITS detected, giving up\n", node->full_name); | |
1457 | err = -ENODEV; | |
1458 | goto out_unmap; | |
1459 | } | |
1460 | ||
4559fbb3 YW |
1461 | err = its_force_quiescent(its_base); |
1462 | if (err) { | |
1463 | pr_warn("%s: failed to quiesce, giving up\n", | |
1464 | node->full_name); | |
1465 | goto out_unmap; | |
1466 | } | |
1467 | ||
4c21f3c2 MZ |
1468 | pr_info("ITS: %s\n", node->full_name); |
1469 | ||
1470 | its = kzalloc(sizeof(*its), GFP_KERNEL); | |
1471 | if (!its) { | |
1472 | err = -ENOMEM; | |
1473 | goto out_unmap; | |
1474 | } | |
1475 | ||
1476 | raw_spin_lock_init(&its->lock); | |
1477 | INIT_LIST_HEAD(&its->entry); | |
1478 | INIT_LIST_HEAD(&its->its_device_list); | |
1479 | its->base = its_base; | |
1480 | its->phys_base = res.start; | |
4c21f3c2 MZ |
1481 | its->ite_size = ((readl_relaxed(its_base + GITS_TYPER) >> 4) & 0xf) + 1; |
1482 | ||
1483 | its->cmd_base = kzalloc(ITS_CMD_QUEUE_SZ, GFP_KERNEL); | |
1484 | if (!its->cmd_base) { | |
1485 | err = -ENOMEM; | |
1486 | goto out_free_its; | |
1487 | } | |
1488 | its->cmd_write = its->cmd_base; | |
1489 | ||
67510cca RR |
1490 | its_enable_quirks(its); |
1491 | ||
841514ab | 1492 | err = its_alloc_tables(node->full_name, its); |
4c21f3c2 MZ |
1493 | if (err) |
1494 | goto out_free_cmd; | |
1495 | ||
1496 | err = its_alloc_collections(its); | |
1497 | if (err) | |
1498 | goto out_free_tables; | |
1499 | ||
1500 | baser = (virt_to_phys(its->cmd_base) | | |
1501 | GITS_CBASER_WaWb | | |
1502 | GITS_CBASER_InnerShareable | | |
1503 | (ITS_CMD_QUEUE_SZ / SZ_4K - 1) | | |
1504 | GITS_CBASER_VALID); | |
1505 | ||
1506 | writeq_relaxed(baser, its->base + GITS_CBASER); | |
1507 | tmp = readq_relaxed(its->base + GITS_CBASER); | |
4c21f3c2 | 1508 | |
4ad3e363 | 1509 | if ((tmp ^ baser) & GITS_CBASER_SHAREABILITY_MASK) { |
241a386c MZ |
1510 | if (!(tmp & GITS_CBASER_SHAREABILITY_MASK)) { |
1511 | /* | |
1512 | * The HW reports non-shareable, we must | |
1513 | * remove the cacheability attributes as | |
1514 | * well. | |
1515 | */ | |
1516 | baser &= ~(GITS_CBASER_SHAREABILITY_MASK | | |
1517 | GITS_CBASER_CACHEABILITY_MASK); | |
1518 | baser |= GITS_CBASER_nC; | |
1519 | writeq_relaxed(baser, its->base + GITS_CBASER); | |
1520 | } | |
4c21f3c2 MZ |
1521 | pr_info("ITS: using cache flushing for cmd queue\n"); |
1522 | its->flags |= ITS_FLAGS_CMDQ_NEEDS_FLUSHING; | |
1523 | } | |
1524 | ||
241a386c MZ |
1525 | writeq_relaxed(0, its->base + GITS_CWRITER); |
1526 | writel_relaxed(GITS_CTLR_ENABLE, its->base + GITS_CTLR); | |
1527 | ||
841514ab | 1528 | if (of_property_read_bool(node, "msi-controller")) { |
54456db9 MZ |
1529 | struct msi_domain_info *info; |
1530 | ||
1531 | info = kzalloc(sizeof(*info), GFP_KERNEL); | |
1532 | if (!info) { | |
1533 | err = -ENOMEM; | |
1534 | goto out_free_tables; | |
1535 | } | |
1536 | ||
841514ab MZ |
1537 | inner_domain = irq_domain_add_tree(node, &its_domain_ops, its); |
1538 | if (!inner_domain) { | |
4c21f3c2 | 1539 | err = -ENOMEM; |
54456db9 | 1540 | kfree(info); |
4c21f3c2 MZ |
1541 | goto out_free_tables; |
1542 | } | |
1543 | ||
841514ab MZ |
1544 | inner_domain->parent = parent; |
1545 | inner_domain->bus_token = DOMAIN_BUS_NEXUS; | |
54456db9 MZ |
1546 | info->ops = &its_msi_domain_ops; |
1547 | info->data = its; | |
1548 | inner_domain->host_data = info; | |
4c21f3c2 MZ |
1549 | } |
1550 | ||
1551 | spin_lock(&its_lock); | |
1552 | list_add(&its->entry, &its_nodes); | |
1553 | spin_unlock(&its_lock); | |
1554 | ||
1555 | return 0; | |
1556 | ||
4c21f3c2 MZ |
1557 | out_free_tables: |
1558 | its_free_tables(its); | |
1559 | out_free_cmd: | |
1560 | kfree(its->cmd_base); | |
1561 | out_free_its: | |
1562 | kfree(its); | |
1563 | out_unmap: | |
1564 | iounmap(its_base); | |
1565 | pr_err("ITS: failed probing %s (%d)\n", node->full_name, err); | |
1566 | return err; | |
1567 | } | |
1568 | ||
1569 | static bool gic_rdists_supports_plpis(void) | |
1570 | { | |
1571 | return !!(readl_relaxed(gic_data_rdist_rd_base() + GICR_TYPER) & GICR_TYPER_PLPIS); | |
1572 | } | |
1573 | ||
1574 | int its_cpu_init(void) | |
1575 | { | |
4c21f3c2 | 1576 | if (!list_empty(&its_nodes)) { |
16acae72 VM |
1577 | if (!gic_rdists_supports_plpis()) { |
1578 | pr_info("CPU%d: LPIs not supported\n", smp_processor_id()); | |
1579 | return -ENXIO; | |
1580 | } | |
4c21f3c2 MZ |
1581 | its_cpu_init_lpis(); |
1582 | its_cpu_init_collection(); | |
1583 | } | |
1584 | ||
1585 | return 0; | |
1586 | } | |
1587 | ||
1588 | static struct of_device_id its_device_id[] = { | |
1589 | { .compatible = "arm,gic-v3-its", }, | |
1590 | {}, | |
1591 | }; | |
1592 | ||
1593 | int its_init(struct device_node *node, struct rdists *rdists, | |
1594 | struct irq_domain *parent_domain) | |
1595 | { | |
1596 | struct device_node *np; | |
1597 | ||
1598 | for (np = of_find_matching_node(node, its_device_id); np; | |
1599 | np = of_find_matching_node(np, its_device_id)) { | |
1600 | its_probe(np, parent_domain); | |
1601 | } | |
1602 | ||
1603 | if (list_empty(&its_nodes)) { | |
1604 | pr_warn("ITS: No ITS available, not enabling LPIs\n"); | |
1605 | return -ENXIO; | |
1606 | } | |
1607 | ||
1608 | gic_rdists = rdists; | |
1609 | gic_root_node = node; | |
1610 | ||
1611 | its_alloc_lpi_tables(); | |
1612 | its_lpi_init(rdists->id_bits); | |
1613 | ||
1614 | return 0; | |
1615 | } |