projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
net/mlx4_core: fix handling return value of mlx4_slave_convert_port
[deliverable/linux.git] / drivers / isdn / hardware / mISDN / mISDNipac.c
CommitLineData
cae86d4a
KK		 1/*
2 * isac.c ISAC specific routines
3 *
4 * Author Karsten Keil <keil@isdn4linux.de>
5 *
6 * Copyright 2009 by Karsten Keil <keil@isdn4linux.de>
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11 *
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with this program; if not, write to the Free Software
19 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
20 *
21 */
22
a6b7a407 23#include <linux/irqreturn.h>
5a0e3ad6 24#include <linux/slab.h>
cae86d4a
KK		 25#include <linux/module.h>
26#include <linux/mISDNhw.h>
27#include "ipac.h"
28
29
30#define DBUSY_TIMER_VALUE 80
31#define ARCOFI_USE 1
32
33#define ISAC_REV "2.0"
34
35MODULE_AUTHOR("Karsten Keil");
36MODULE_VERSION(ISAC_REV);
37MODULE_LICENSE("GPL v2");
38
39#define ReadISAC(is, o) (is->read_reg(is->dch.hw, o + is->off))
40#define WriteISAC(is, o, v) (is->write_reg(is->dch.hw, o + is->off, v))
41#define ReadHSCX(h, o) (h->ip->read_reg(h->ip->hw, h->off + o))
42#define WriteHSCX(h, o, v) (h->ip->write_reg(h->ip->hw, h->off + o, v))
43#define ReadIPAC(ip, o) (ip->read_reg(ip->hw, o))
44#define WriteIPAC(ip, o, v) (ip->write_reg(ip->hw, o, v))
45
46static inline void
47ph_command(struct isac_hw *isac, u8 command)
48{
49 pr_debug("%s: ph_command %x\n", isac->name, command);
50 if (isac->type & IPAC_TYPE_ISACX)
51 WriteISAC(isac, ISACX_CIX0, (command << 4) | 0xE);
52 else
53 WriteISAC(isac, ISAC_CIX0, (command << 2) | 3);
54}
55
56static void
57isac_ph_state_change(struct isac_hw *isac)
58{
59 switch (isac->state) {
60 case (ISAC_IND_RS):
61 case (ISAC_IND_EI):
62 ph_command(isac, ISAC_CMD_DUI);
63 }
64 schedule_event(&isac->dch, FLG_PHCHANGE);
65}
66
67static void
68isac_ph_state_bh(struct dchannel *dch)
69{
70 struct isac_hw *isac = container_of(dch, struct isac_hw, dch);
71
72 switch (isac->state) {
73 case ISAC_IND_RS:
74 case ISAC_IND_EI:
75 dch->state = 0;
76 l1_event(dch->l1, HW_RESET_IND);
77 break;
78 case ISAC_IND_DID:
79 dch->state = 3;
80 l1_event(dch->l1, HW_DEACT_CNF);
81 break;
82 case ISAC_IND_DR:
83 dch->state = 3;
84 l1_event(dch->l1, HW_DEACT_IND);
85 break;
86 case ISAC_IND_PU:
87 dch->state = 4;
88 l1_event(dch->l1, HW_POWERUP_IND);
89 break;
90 case ISAC_IND_RSY:
91 if (dch->state <= 5) {
92 dch->state = 5;
93 l1_event(dch->l1, ANYSIGNAL);
94 } else {
95 dch->state = 8;
96 l1_event(dch->l1, LOSTFRAMING);
97 }
98 break;
99 case ISAC_IND_ARD:
100 dch->state = 6;
101 l1_event(dch->l1, INFO2);
102 break;
103 case ISAC_IND_AI8:
104 dch->state = 7;
105 l1_event(dch->l1, INFO4_P8);
106 break;
107 case ISAC_IND_AI10:
108 dch->state = 7;
109 l1_event(dch->l1, INFO4_P10);
110 break;
111 }
112 pr_debug("%s: TE newstate %x\n", isac->name, dch->state);
113}
114
115void
116isac_empty_fifo(struct isac_hw *isac, int count)
117{
118 u8 *ptr;
119
120 pr_debug("%s: %s %d\n", isac->name, __func__, count);
121
122 if (!isac->dch.rx_skb) {
123 isac->dch.rx_skb = mI_alloc_skb(isac->dch.maxlen, GFP_ATOMIC);
124 if (!isac->dch.rx_skb) {
125 pr_info("%s: D receive out of memory\n", isac->name);
126 WriteISAC(isac, ISAC_CMDR, 0x80);
127 return;
128 }
129 }
130 if ((isac->dch.rx_skb->len + count) >= isac->dch.maxlen) {
131 pr_debug("%s: %s overrun %d\n", isac->name, __func__,
475be4d8 132 isac->dch.rx_skb->len + count);
cae86d4a
KK		 133 WriteISAC(isac, ISAC_CMDR, 0x80);
134 return;
135 }
136 ptr = skb_put(isac->dch.rx_skb, count);
137 isac->read_fifo(isac->dch.hw, isac->off, ptr, count);
138 WriteISAC(isac, ISAC_CMDR, 0x80);
139 if (isac->dch.debug & DEBUG_HW_DFIFO) {
140 char pfx[MISDN_MAX_IDLEN + 16];
141
142 snprintf(pfx, MISDN_MAX_IDLEN + 15, "D-recv %s %d ",
475be4d8 143 isac->name, count);
cae86d4a
KK		 144 print_hex_dump_bytes(pfx, DUMP_PREFIX_OFFSET, ptr, count);
145 }
146}
147
148static void
149isac_fill_fifo(struct isac_hw *isac)
150{
151 int count, more;
152 u8 *ptr;
153
154 if (!isac->dch.tx_skb)
155 return;
156 count = isac->dch.tx_skb->len - isac->dch.tx_idx;
157 if (count <= 0)
158 return;
159
160 more = 0;
161 if (count > 32) {
162 more = !0;
163 count = 32;
164 }
165 pr_debug("%s: %s %d\n", isac->name, __func__, count);
166 ptr = isac->dch.tx_skb->data + isac->dch.tx_idx;
167 isac->dch.tx_idx += count;
168 isac->write_fifo(isac->dch.hw, isac->off, ptr, count);
169 WriteISAC(isac, ISAC_CMDR, more ? 0x8 : 0xa);
170 if (test_and_set_bit(FLG_BUSY_TIMER, &isac->dch.Flags)) {
171 pr_debug("%s: %s dbusytimer running\n", isac->name, __func__);
172 del_timer(&isac->dch.timer);
173 }
174 init_timer(&isac->dch.timer);
175 isac->dch.timer.expires = jiffies + ((DBUSY_TIMER_VALUE * HZ)/1000);
176 add_timer(&isac->dch.timer);
177 if (isac->dch.debug & DEBUG_HW_DFIFO) {
178 char pfx[MISDN_MAX_IDLEN + 16];
179
180 snprintf(pfx, MISDN_MAX_IDLEN + 15, "D-send %s %d ",
475be4d8 181 isac->name, count);
cae86d4a
KK		 182 print_hex_dump_bytes(pfx, DUMP_PREFIX_OFFSET, ptr, count);
183 }
184}
185
186static void
187isac_rme_irq(struct isac_hw *isac)
188{
189 u8 val, count;
190
191 val = ReadISAC(isac, ISAC_RSTA);
192 if ((val & 0x70) != 0x20) {
193 if (val & 0x40) {
194 pr_debug("%s: ISAC RDO\n", isac->name);
195#ifdef ERROR_STATISTIC
196 isac->dch.err_rx++;
197#endif
198 }
199 if (!(val & 0x20)) {
200 pr_debug("%s: ISAC CRC error\n", isac->name);
201#ifdef ERROR_STATISTIC
202 isac->dch.err_crc++;
203#endif
204 }
205 WriteISAC(isac, ISAC_CMDR, 0x80);
206 if (isac->dch.rx_skb)
207 dev_kfree_skb(isac->dch.rx_skb);
208 isac->dch.rx_skb = NULL;
209 } else {
210 count = ReadISAC(isac, ISAC_RBCL) & 0x1f;
211 if (count == 0)
212 count = 32;
213 isac_empty_fifo(isac, count);
214 recv_Dchannel(&isac->dch);
215 }
216}
217
218static void
219isac_xpr_irq(struct isac_hw *isac)
220{
221 if (test_and_clear_bit(FLG_BUSY_TIMER, &isac->dch.Flags))
222 del_timer(&isac->dch.timer);
223 if (isac->dch.tx_skb && isac->dch.tx_idx < isac->dch.tx_skb->len) {
224 isac_fill_fifo(isac);
225 } else {
226 if (isac->dch.tx_skb)
227 dev_kfree_skb(isac->dch.tx_skb);
228 if (get_next_dframe(&isac->dch))
229 isac_fill_fifo(isac);
230 }
231}
232
233static void
234isac_retransmit(struct isac_hw *isac)
235{
236 if (test_and_clear_bit(FLG_BUSY_TIMER, &isac->dch.Flags))
237 del_timer(&isac->dch.timer);
238 if (test_bit(FLG_TX_BUSY, &isac->dch.Flags)) {
239 /* Restart frame */
240 isac->dch.tx_idx = 0;
241 isac_fill_fifo(isac);
242 } else if (isac->dch.tx_skb) { /* should not happen */
243 pr_info("%s: tx_skb exist but not busy\n", isac->name);
244 test_and_set_bit(FLG_TX_BUSY, &isac->dch.Flags);
245 isac->dch.tx_idx = 0;
246 isac_fill_fifo(isac);
247 } else {
248 pr_info("%s: ISAC XDU no TX_BUSY\n", isac->name);
249 if (get_next_dframe(&isac->dch))
250 isac_fill_fifo(isac);
251 }
252}
253
254static void
255isac_mos_irq(struct isac_hw *isac)
256{
257 u8 val;
258 int ret;
259
260 val = ReadISAC(isac, ISAC_MOSR);
261 pr_debug("%s: ISAC MOSR %02x\n", isac->name, val);
262#if ARCOFI_USE
263 if (val & 0x08) {
264 if (!isac->mon_rx) {
265 isac->mon_rx = kmalloc(MAX_MON_FRAME, GFP_ATOMIC);
266 if (!isac->mon_rx) {
267 pr_info("%s: ISAC MON RX out of memory!\n",
268 isac->name);
269 isac->mocr &= 0xf0;
270 isac->mocr |= 0x0a;
271 WriteISAC(isac, ISAC_MOCR, isac->mocr);
272 goto afterMONR0;
273 } else
274 isac->mon_rxp = 0;
275 }
276 if (isac->mon_rxp >= MAX_MON_FRAME) {
277 isac->mocr &= 0xf0;
278 isac->mocr |= 0x0a;
279 WriteISAC(isac, ISAC_MOCR, isac->mocr);
280 isac->mon_rxp = 0;
281 pr_debug("%s: ISAC MON RX overflow!\n", isac->name);
282 goto afterMONR0;
283 }
284 isac->mon_rx[isac->mon_rxp++] = ReadISAC(isac, ISAC_MOR0);
285 pr_debug("%s: ISAC MOR0 %02x\n", isac->name,
475be4d8 286 isac->mon_rx[isac->mon_rxp - 1]);
cae86d4a
KK		 287 if (isac->mon_rxp == 1) {
288 isac->mocr |= 0x04;
289 WriteISAC(isac, ISAC_MOCR, isac->mocr);
290 }
291 }
292afterMONR0:
293 if (val & 0x80) {
294 if (!isac->mon_rx) {
295 isac->mon_rx = kmalloc(MAX_MON_FRAME, GFP_ATOMIC);
296 if (!isac->mon_rx) {
297 pr_info("%s: ISAC MON RX out of memory!\n",
298 isac->name);
299 isac->mocr &= 0x0f;
300 isac->mocr |= 0xa0;
301 WriteISAC(isac, ISAC_MOCR, isac->mocr);
302 goto afterMONR1;
303 } else
304 isac->mon_rxp = 0;
305 }
306 if (isac->mon_rxp >= MAX_MON_FRAME) {
307 isac->mocr &= 0x0f;
308 isac->mocr |= 0xa0;
309 WriteISAC(isac, ISAC_MOCR, isac->mocr);
310 isac->mon_rxp = 0;
311 pr_debug("%s: ISAC MON RX overflow!\n", isac->name);
312 goto afterMONR1;
313 }
314 isac->mon_rx[isac->mon_rxp++] = ReadISAC(isac, ISAC_MOR1);
315 pr_debug("%s: ISAC MOR1 %02x\n", isac->name,
475be4d8 316 isac->mon_rx[isac->mon_rxp - 1]);
cae86d4a
KK		 317 isac->mocr |= 0x40;
318 WriteISAC(isac, ISAC_MOCR, isac->mocr);
319 }
320afterMONR1:
321 if (val & 0x04) {
322 isac->mocr &= 0xf0;
323 WriteISAC(isac, ISAC_MOCR, isac->mocr);
324 isac->mocr |= 0x0a;
325 WriteISAC(isac, ISAC_MOCR, isac->mocr);
326 if (isac->monitor) {
327 ret = isac->monitor(isac->dch.hw, MONITOR_RX_0,
475be4d8 328 isac->mon_rx, isac->mon_rxp);
cae86d4a
KK		 329 if (ret)
330 kfree(isac->mon_rx);
331 } else {
332 pr_info("%s: MONITOR 0 received %d but no user\n",
333 isac->name, isac->mon_rxp);
334 kfree(isac->mon_rx);
335 }
336 isac->mon_rx = NULL;
337 isac->mon_rxp = 0;
338 }
339 if (val & 0x40) {
340 isac->mocr &= 0x0f;
341 WriteISAC(isac, ISAC_MOCR, isac->mocr);
342 isac->mocr |= 0xa0;
343 WriteISAC(isac, ISAC_MOCR, isac->mocr);
344 if (isac->monitor) {
345 ret = isac->monitor(isac->dch.hw, MONITOR_RX_1,
475be4d8 346 isac->mon_rx, isac->mon_rxp);
cae86d4a
KK		 347 if (ret)
348 kfree(isac->mon_rx);
349 } else {
350 pr_info("%s: MONITOR 1 received %d but no user\n",
351 isac->name, isac->mon_rxp);
352 kfree(isac->mon_rx);
353 }
354 isac->mon_rx = NULL;
355 isac->mon_rxp = 0;
356 }
357 if (val & 0x02) {
358 if ((!isac->mon_tx) || (isac->mon_txc &&
475be4d8 359 (isac->mon_txp >= isac->mon_txc) && !(val & 0x08))) {
cae86d4a
KK		 360 isac->mocr &= 0xf0;
361 WriteISAC(isac, ISAC_MOCR, isac->mocr);
362 isac->mocr |= 0x0a;
363 WriteISAC(isac, ISAC_MOCR, isac->mocr);
364 if (isac->mon_txc && (isac->mon_txp >= isac->mon_txc)) {
365 if (isac->monitor)
366 ret = isac->monitor(isac->dch.hw,
475be4d8 367 MONITOR_TX_0, NULL, 0);
cae86d4a
KK		 368 }
369 kfree(isac->mon_tx);
370 isac->mon_tx = NULL;
371 isac->mon_txc = 0;
372 isac->mon_txp = 0;
373 goto AfterMOX0;
374 }
375 if (isac->mon_txc && (isac->mon_txp >= isac->mon_txc)) {
376 if (isac->monitor)
377 ret = isac->monitor(isac->dch.hw,
475be4d8 378 MONITOR_TX_0, NULL, 0);
cae86d4a
KK		 379 kfree(isac->mon_tx);
380 isac->mon_tx = NULL;
381 isac->mon_txc = 0;
382 isac->mon_txp = 0;
383 goto AfterMOX0;
384 }
385 WriteISAC(isac, ISAC_MOX0, isac->mon_tx[isac->mon_txp++]);
386 pr_debug("%s: ISAC %02x -> MOX0\n", isac->name,
475be4d8 387 isac->mon_tx[isac->mon_txp - 1]);
cae86d4a
KK		 388 }
389AfterMOX0:
390 if (val & 0x20) {
391 if ((!isac->mon_tx) || (isac->mon_txc &&
475be4d8 392 (isac->mon_txp >= isac->mon_txc) && !(val & 0x80))) {
cae86d4a
KK		 393 isac->mocr &= 0x0f;
394 WriteISAC(isac, ISAC_MOCR, isac->mocr);
395 isac->mocr |= 0xa0;
396 WriteISAC(isac, ISAC_MOCR, isac->mocr);
397 if (isac->mon_txc && (isac->mon_txp >= isac->mon_txc)) {
398 if (isac->monitor)
399 ret = isac->monitor(isac->dch.hw,
475be4d8 400 MONITOR_TX_1, NULL, 0);
cae86d4a
KK		 401 }
402 kfree(isac->mon_tx);
403 isac->mon_tx = NULL;
404 isac->mon_txc = 0;
405 isac->mon_txp = 0;
406 goto AfterMOX1;
407 }
408 if (isac->mon_txc && (isac->mon_txp >= isac->mon_txc)) {
409 if (isac->monitor)
410 ret = isac->monitor(isac->dch.hw,
475be4d8 411 MONITOR_TX_1, NULL, 0);
cae86d4a
KK		 412 kfree(isac->mon_tx);
413 isac->mon_tx = NULL;
414 isac->mon_txc = 0;
415 isac->mon_txp = 0;
416 goto AfterMOX1;
417 }
418 WriteISAC(isac, ISAC_MOX1, isac->mon_tx[isac->mon_txp++]);
419 pr_debug("%s: ISAC %02x -> MOX1\n", isac->name,
475be4d8 420 isac->mon_tx[isac->mon_txp - 1]);
cae86d4a
KK		 421 }
422AfterMOX1:
423 val = 0; /* dummy to avoid warning */
424#endif
425}
426
427static void
428isac_cisq_irq(struct isac_hw *isac) {
429 u8 val;
430
431 val = ReadISAC(isac, ISAC_CIR0);
432 pr_debug("%s: ISAC CIR0 %02X\n", isac->name, val);
433 if (val & 2) {
434 pr_debug("%s: ph_state change %x->%x\n", isac->name,
475be4d8 435 isac->state, (val >> 2) & 0xf);
cae86d4a
KK		 436 isac->state = (val >> 2) & 0xf;
437 isac_ph_state_change(isac);
438 }
439 if (val & 1) {
440 val = ReadISAC(isac, ISAC_CIR1);
441 pr_debug("%s: ISAC CIR1 %02X\n", isac->name, val);
442 }
443}
444
445static void
446isacsx_cic_irq(struct isac_hw *isac)
447{
448 u8 val;
449
450 val = ReadISAC(isac, ISACX_CIR0);
451 pr_debug("%s: ISACX CIR0 %02X\n", isac->name, val);
452 if (val & ISACX_CIR0_CIC0) {
453 pr_debug("%s: ph_state change %x->%x\n", isac->name,
475be4d8 454 isac->state, val >> 4);
cae86d4a
KK		 455 isac->state = val >> 4;
456 isac_ph_state_change(isac);
457 }
458}
459
460static void
461isacsx_rme_irq(struct isac_hw *isac)
462{
463 int count;
464 u8 val;
465
466 val = ReadISAC(isac, ISACX_RSTAD);
467 if ((val & (ISACX_RSTAD_VFR |
468 ISACX_RSTAD_RDO |
469 ISACX_RSTAD_CRC |
470 ISACX_RSTAD_RAB))
471 != (ISACX_RSTAD_VFR | ISACX_RSTAD_CRC)) {
472 pr_debug("%s: RSTAD %#x, dropped\n", isac->name, val);
473#ifdef ERROR_STATISTIC
474 if (val & ISACX_RSTAD_CRC)
475 isac->dch.err_rx++;
476 else
477 isac->dch.err_crc++;
478#endif
479 WriteISAC(isac, ISACX_CMDRD, ISACX_CMDRD_RMC);
480 if (isac->dch.rx_skb)
481 dev_kfree_skb(isac->dch.rx_skb);
482 isac->dch.rx_skb = NULL;
483 } else {
484 count = ReadISAC(isac, ISACX_RBCLD) & 0x1f;
485 if (count == 0)
486 count = 32;
487 isac_empty_fifo(isac, count);
488 if (isac->dch.rx_skb) {
489 skb_trim(isac->dch.rx_skb, isac->dch.rx_skb->len - 1);
490 pr_debug("%s: dchannel received %d\n", isac->name,
475be4d8 491 isac->dch.rx_skb->len);
cae86d4a
KK		 492 recv_Dchannel(&isac->dch);
493 }
494 }
495}
496
497irqreturn_t
498mISDNisac_irq(struct isac_hw *isac, u8 val)
499{
500 if (unlikely(!val))
501 return IRQ_NONE;
502 pr_debug("%s: ISAC interrupt %02x\n", isac->name, val);
503 if (isac->type & IPAC_TYPE_ISACX) {
504 if (val & ISACX__CIC)
505 isacsx_cic_irq(isac);
506 if (val & ISACX__ICD) {
507 val = ReadISAC(isac, ISACX_ISTAD);
508 pr_debug("%s: ISTAD %02x\n", isac->name, val);
509 if (val & ISACX_D_XDU) {
510 pr_debug("%s: ISAC XDU\n", isac->name);
511#ifdef ERROR_STATISTIC
512 isac->dch.err_tx++;
513#endif
514 isac_retransmit(isac);
515 }
516 if (val & ISACX_D_XMR) {
517 pr_debug("%s: ISAC XMR\n", isac->name);
518#ifdef ERROR_STATISTIC
519 isac->dch.err_tx++;
520#endif
521 isac_retransmit(isac);
522 }
523 if (val & ISACX_D_XPR)
524 isac_xpr_irq(isac);
525 if (val & ISACX_D_RFO) {
526 pr_debug("%s: ISAC RFO\n", isac->name);
527 WriteISAC(isac, ISACX_CMDRD, ISACX_CMDRD_RMC);
528 }
529 if (val & ISACX_D_RME)
530 isacsx_rme_irq(isac);
531 if (val & ISACX_D_RPF)
532 isac_empty_fifo(isac, 0x20);
533 }
534 } else {
535 if (val & 0x80) /* RME */
536 isac_rme_irq(isac);
537 if (val & 0x40) /* RPF */
538 isac_empty_fifo(isac, 32);
539 if (val & 0x10) /* XPR */
540 isac_xpr_irq(isac);
541 if (val & 0x04) /* CISQ */
542 isac_cisq_irq(isac);
543 if (val & 0x20) /* RSC - never */
544 pr_debug("%s: ISAC RSC interrupt\n", isac->name);
545 if (val & 0x02) /* SIN - never */
546 pr_debug("%s: ISAC SIN interrupt\n", isac->name);
547 if (val & 0x01) { /* EXI */
548 val = ReadISAC(isac, ISAC_EXIR);
549 pr_debug("%s: ISAC EXIR %02x\n", isac->name, val);
550 if (val & 0x80) /* XMR */
551 pr_debug("%s: ISAC XMR\n", isac->name);
552 if (val & 0x40) { /* XDU */
553 pr_debug("%s: ISAC XDU\n", isac->name);
554#ifdef ERROR_STATISTIC
555 isac->dch.err_tx++;
556#endif
557 isac_retransmit(isac);
558 }
559 if (val & 0x04) /* MOS */
560 isac_mos_irq(isac);
561 }
562 }
563 return IRQ_HANDLED;
564}
565EXPORT_SYMBOL(mISDNisac_irq);
566
567static int
568isac_l1hw(struct mISDNchannel *ch, struct sk_buff *skb)
569{
570 struct mISDNdevice *dev = container_of(ch, struct mISDNdevice, D);
571 struct dchannel *dch = container_of(dev, struct dchannel, dev);
572 struct isac_hw *isac = container_of(dch, struct isac_hw, dch);
573 int ret = -EINVAL;
574 struct mISDNhead *hh = mISDN_HEAD_P(skb);
575 u32 id;
576 u_long flags;
577
578 switch (hh->prim) {
579 case PH_DATA_REQ:
580 spin_lock_irqsave(isac->hwlock, flags);
581 ret = dchannel_senddata(dch, skb);
582 if (ret > 0) { /* direct TX */
583 id = hh->id; /* skb can be freed */
584 isac_fill_fifo(isac);
585 ret = 0;
586 spin_unlock_irqrestore(isac->hwlock, flags);
587 queue_ch_frame(ch, PH_DATA_CNF, id, NULL);
588 } else
589 spin_unlock_irqrestore(isac->hwlock, flags);
590 return ret;
591 case PH_ACTIVATE_REQ:
592 ret = l1_event(dch->l1, hh->prim);
593 break;
594 case PH_DEACTIVATE_REQ:
595 test_and_clear_bit(FLG_L2_ACTIVATED, &dch->Flags);
596 ret = l1_event(dch->l1, hh->prim);
597 break;
598 }
599
600 if (!ret)
601 dev_kfree_skb(skb);
602 return ret;
603}
604
605static int
c626c127 606isac_ctrl(struct isac_hw *isac, u32 cmd, unsigned long para)
cae86d4a
KK		 607{
608 u8 tl = 0;
c626c127
KK		 609 unsigned long flags;
610 int ret = 0;
cae86d4a
KK		 611
612 switch (cmd) {
613 case HW_TESTLOOP:
614 spin_lock_irqsave(isac->hwlock, flags);
615 if (!(isac->type & IPAC_TYPE_ISACX)) {
616 /* TODO: implement for IPAC_TYPE_ISACX */
617 if (para & 1) /* B1 */
618 tl |= 0x0c;
619 else if (para & 2) /* B2 */
620 tl |= 0x3;
621 /* we only support IOM2 mode */
622 WriteISAC(isac, ISAC_SPCR, tl);
623 if (tl)
624 WriteISAC(isac, ISAC_ADF1, 0x8);
625 else
626 WriteISAC(isac, ISAC_ADF1, 0x0);
627 }
628 spin_unlock_irqrestore(isac->hwlock, flags);
629 break;
c626c127
KK		 630 case HW_TIMER3_VALUE:
631 ret = l1_event(isac->dch.l1, HW_TIMER3_VALUE | (para & 0xff));
632 break;
cae86d4a
KK		 633 default:
634 pr_debug("%s: %s unknown command %x %lx\n", isac->name,
475be4d8 635 __func__, cmd, para);
c626c127 636 ret = -1;
cae86d4a 637 }
c626c127 638 return ret;
cae86d4a
KK		 639}
640
641static int
642isac_l1cmd(struct dchannel *dch, u32 cmd)
643{
644 struct isac_hw *isac = container_of(dch, struct isac_hw, dch);
645 u_long flags;
646
647 pr_debug("%s: cmd(%x) state(%02x)\n", isac->name, cmd, isac->state);
648 switch (cmd) {
649 case INFO3_P8:
650 spin_lock_irqsave(isac->hwlock, flags);
651 ph_command(isac, ISAC_CMD_AR8);
652 spin_unlock_irqrestore(isac->hwlock, flags);
653 break;
654 case INFO3_P10:
655 spin_lock_irqsave(isac->hwlock, flags);
656 ph_command(isac, ISAC_CMD_AR10);
657 spin_unlock_irqrestore(isac->hwlock, flags);
658 break;
659 case HW_RESET_REQ:
660 spin_lock_irqsave(isac->hwlock, flags);
661 if ((isac->state == ISAC_IND_EI) ||
662 (isac->state == ISAC_IND_DR) ||
663 (isac->state == ISAC_IND_RS))
664 ph_command(isac, ISAC_CMD_TIM);
665 else
666 ph_command(isac, ISAC_CMD_RS);
667 spin_unlock_irqrestore(isac->hwlock, flags);
668 break;
669 case HW_DEACT_REQ:
670 skb_queue_purge(&dch->squeue);
671 if (dch->tx_skb) {
672 dev_kfree_skb(dch->tx_skb);
673 dch->tx_skb = NULL;
674 }
675 dch->tx_idx = 0;
676 if (dch->rx_skb) {
677 dev_kfree_skb(dch->rx_skb);
678 dch->rx_skb = NULL;
679 }
680 test_and_clear_bit(FLG_TX_BUSY, &dch->Flags);
681 if (test_and_clear_bit(FLG_BUSY_TIMER, &dch->Flags))
682 del_timer(&dch->timer);
683 break;
684 case HW_POWERUP_REQ:
685 spin_lock_irqsave(isac->hwlock, flags);
686 ph_command(isac, ISAC_CMD_TIM);
687 spin_unlock_irqrestore(isac->hwlock, flags);
688 break;
689 case PH_ACTIVATE_IND:
690 test_and_set_bit(FLG_ACTIVE, &dch->Flags);
691 _queue_data(&dch->dev.D, cmd, MISDN_ID_ANY, 0, NULL,
475be4d8 692 GFP_ATOMIC);
cae86d4a
KK		 693 break;
694 case PH_DEACTIVATE_IND:
695 test_and_clear_bit(FLG_ACTIVE, &dch->Flags);
696 _queue_data(&dch->dev.D, cmd, MISDN_ID_ANY, 0, NULL,
475be4d8 697 GFP_ATOMIC);
cae86d4a
KK		 698 break;
699 default:
700 pr_debug("%s: %s unknown command %x\n", isac->name,
475be4d8 701 __func__, cmd);
cae86d4a
KK		 702 return -1;
703 }
704 return 0;
705}
706
707static void
708isac_release(struct isac_hw *isac)
709{
710 if (isac->type & IPAC_TYPE_ISACX)
711 WriteISAC(isac, ISACX_MASK, 0xff);
712 else
713 WriteISAC(isac, ISAC_MASK, 0xff);
714 if (isac->dch.timer.function != NULL) {
715 del_timer(&isac->dch.timer);
716 isac->dch.timer.function = NULL;
717 }
718 kfree(isac->mon_rx);
719 isac->mon_rx = NULL;
720 kfree(isac->mon_tx);
721 isac->mon_tx = NULL;
722 if (isac->dch.l1)
723 l1_event(isac->dch.l1, CLOSE_CHANNEL);
724 mISDN_freedchannel(&isac->dch);
725}
726
727static void
728dbusy_timer_handler(struct isac_hw *isac)
729{
730 int rbch, star;
731 u_long flags;
732
733 if (test_bit(FLG_BUSY_TIMER, &isac->dch.Flags)) {
734 spin_lock_irqsave(isac->hwlock, flags);
735 rbch = ReadISAC(isac, ISAC_RBCH);
736 star = ReadISAC(isac, ISAC_STAR);
737 pr_debug("%s: D-Channel Busy RBCH %02x STAR %02x\n",
475be4d8 738 isac->name, rbch, star);
cae86d4a
KK		 739 if (rbch & ISAC_RBCH_XAC) /* D-Channel Busy */
740 test_and_set_bit(FLG_L1_BUSY, &isac->dch.Flags);
741 else {
742 /* discard frame; reset transceiver */
743 test_and_clear_bit(FLG_BUSY_TIMER, &isac->dch.Flags);
744 if (isac->dch.tx_idx)
745 isac->dch.tx_idx = 0;
746 else
747 pr_info("%s: ISAC D-Channel Busy no tx_idx\n",
748 isac->name);
749 /* Transmitter reset */
750 WriteISAC(isac, ISAC_CMDR, 0x01);
751 }
752 spin_unlock_irqrestore(isac->hwlock, flags);
753 }
754}
755
756static int
3e7a8716 757open_dchannel_caller(struct isac_hw *isac, struct channel_req *rq, void *caller)
cae86d4a
KK		 758{
759 pr_debug("%s: %s dev(%d) open from %p\n", isac->name, __func__,
3e7a8716 760 isac->dch.dev.id, caller);
cae86d4a
KK		 761 if (rq->protocol != ISDN_P_TE_S0)
762 return -EINVAL;
763 if (rq->adr.channel == 1)
764 /* E-Channel not supported */
765 return -EINVAL;
766 rq->ch = &isac->dch.dev.D;
767 rq->ch->protocol = rq->protocol;
768 if (isac->dch.state == 7)
769 _queue_data(rq->ch, PH_ACTIVATE_IND, MISDN_ID_ANY,
475be4d8 770 0, NULL, GFP_KERNEL);
cae86d4a
KK		 771 return 0;
772}
773
3e7a8716
AB		 774static int
775open_dchannel(struct isac_hw *isac, struct channel_req *rq)
776{
777 return open_dchannel_caller(isac, rq, __builtin_return_address(0));
778}
779
cae86d4a
KK		 780static const char *ISACVer[] =
781{"2086/2186 V1.1", "2085 B1", "2085 B2",
782 "2085 V2.3"};
783
784static int
785isac_init(struct isac_hw *isac)
786{
787 u8 val;
788 int err = 0;
789
790 if (!isac->dch.l1) {
791 err = create_l1(&isac->dch, isac_l1cmd);
792 if (err)
793 return err;
794 }
795 isac->mon_tx = NULL;
796 isac->mon_rx = NULL;
797 isac->dch.timer.function = (void *) dbusy_timer_handler;
798 isac->dch.timer.data = (long)isac;
799 init_timer(&isac->dch.timer);
800 isac->mocr = 0xaa;
801 if (isac->type & IPAC_TYPE_ISACX) {
802 /* Disable all IRQ */
803 WriteISAC(isac, ISACX_MASK, 0xff);
804 val = ReadISAC(isac, ISACX_STARD);
805 pr_debug("%s: ISACX STARD %x\n", isac->name, val);
806 val = ReadISAC(isac, ISACX_ISTAD);
807 pr_debug("%s: ISACX ISTAD %x\n", isac->name, val);
808 val = ReadISAC(isac, ISACX_ISTA);
809 pr_debug("%s: ISACX ISTA %x\n", isac->name, val);
810 /* clear LDD */
811 WriteISAC(isac, ISACX_TR_CONF0, 0x00);
812 /* enable transmitter */
813 WriteISAC(isac, ISACX_TR_CONF2, 0x00);
814 /* transparent mode 0, RAC, stop/go */
815 WriteISAC(isac, ISACX_MODED, 0xc9);
816 /* all HDLC IRQ unmasked */
817 val = ReadISAC(isac, ISACX_ID);
818 if (isac->dch.debug & DEBUG_HW)
819 pr_notice("%s: ISACX Design ID %x\n",
475be4d8 820 isac->name, val & 0x3f);
cae86d4a
KK		 821 val = ReadISAC(isac, ISACX_CIR0);
822 pr_debug("%s: ISACX CIR0 %02X\n", isac->name, val);
823 isac->state = val >> 4;
824 isac_ph_state_change(isac);
825 ph_command(isac, ISAC_CMD_RS);
826 WriteISAC(isac, ISACX_MASK, IPACX__ON);
827 WriteISAC(isac, ISACX_MASKD, 0x00);
828 } else { /* old isac */
829 WriteISAC(isac, ISAC_MASK, 0xff);
830 val = ReadISAC(isac, ISAC_STAR);
831 pr_debug("%s: ISAC STAR %x\n", isac->name, val);
832 val = ReadISAC(isac, ISAC_MODE);
833 pr_debug("%s: ISAC MODE %x\n", isac->name, val);
834 val = ReadISAC(isac, ISAC_ADF2);
835 pr_debug("%s: ISAC ADF2 %x\n", isac->name, val);
836 val = ReadISAC(isac, ISAC_ISTA);
837 pr_debug("%s: ISAC ISTA %x\n", isac->name, val);
838 if (val & 0x01) {
839 val = ReadISAC(isac, ISAC_EXIR);
840 pr_debug("%s: ISAC EXIR %x\n", isac->name, val);
841 }
842 val = ReadISAC(isac, ISAC_RBCH);
843 if (isac->dch.debug & DEBUG_HW)
844 pr_notice("%s: ISAC version (%x): %s\n", isac->name,
475be4d8 845 val, ISACVer[(val >> 5) & 3]);
cae86d4a
KK		 846 isac->type |= ((val >> 5) & 3);
847 if (!isac->adf2)
848 isac->adf2 = 0x80;
849 if (!(isac->adf2 & 0x80)) { /* only IOM 2 Mode */
850 pr_info("%s: only support IOM2 mode but adf2=%02x\n",
851 isac->name, isac->adf2);
852 isac_release(isac);
853 return -EINVAL;
854 }
855 WriteISAC(isac, ISAC_ADF2, isac->adf2);
856 WriteISAC(isac, ISAC_SQXR, 0x2f);
857 WriteISAC(isac, ISAC_SPCR, 0x00);
858 WriteISAC(isac, ISAC_STCR, 0x70);
859 WriteISAC(isac, ISAC_MODE, 0xc9);
860 WriteISAC(isac, ISAC_TIMR, 0x00);
861 WriteISAC(isac, ISAC_ADF1, 0x00);
862 val = ReadISAC(isac, ISAC_CIR0);
863 pr_debug("%s: ISAC CIR0 %x\n", isac->name, val);
864 isac->state = (val >> 2) & 0xf;
865 isac_ph_state_change(isac);
866 ph_command(isac, ISAC_CMD_RS);
867 WriteISAC(isac, ISAC_MASK, 0);
868 }
869 return err;
870}
871
872int
873mISDNisac_init(struct isac_hw *isac, void *hw)
874{
875 mISDN_initdchannel(&isac->dch, MAX_DFRAME_LEN_L1, isac_ph_state_bh);
876 isac->dch.hw = hw;
877 isac->dch.dev.D.send = isac_l1hw;
878 isac->init = isac_init;
879 isac->release = isac_release;
880 isac->ctrl = isac_ctrl;
881 isac->open = open_dchannel;
882 isac->dch.dev.Dprotocols = (1 << ISDN_P_TE_S0);
883 isac->dch.dev.nrbchan = 2;
884 return 0;
885}
886EXPORT_SYMBOL(mISDNisac_init);
887
888static void
889waitforCEC(struct hscx_hw *hx)
890{
891 u8 starb, to = 50;
892
893 while (to) {
894 starb = ReadHSCX(hx, IPAC_STARB);
895 if (!(starb & 0x04))
896 break;
897 udelay(1);
898 to--;
899 }
900 if (to < 50)
901 pr_debug("%s: B%1d CEC %d us\n", hx->ip->name, hx->bch.nr,
475be4d8 902 50 - to);
cae86d4a
KK		 903 if (!to)
904 pr_info("%s: B%1d CEC timeout\n", hx->ip->name, hx->bch.nr);
905}
906
907
908static void
909waitforXFW(struct hscx_hw *hx)
910{
911 u8 starb, to = 50;
912
913 while (to) {
914 starb = ReadHSCX(hx, IPAC_STARB);
915 if ((starb & 0x44) == 0x40)
916 break;
917 udelay(1);
918 to--;
919 }
920 if (to < 50)
921 pr_debug("%s: B%1d XFW %d us\n", hx->ip->name, hx->bch.nr,
475be4d8 922 50 - to);
cae86d4a
KK		 923 if (!to)
924 pr_info("%s: B%1d XFW timeout\n", hx->ip->name, hx->bch.nr);
925}
926
927static void
928hscx_cmdr(struct hscx_hw *hx, u8 cmd)
929{
930 if (hx->ip->type & IPAC_TYPE_IPACX)
931 WriteHSCX(hx, IPACX_CMDRB, cmd);
932 else {
933 waitforCEC(hx);
934 WriteHSCX(hx, IPAC_CMDRB, cmd);
935 }
936}
937
938static void
939hscx_empty_fifo(struct hscx_hw *hscx, u8 count)
940{
941 u8 *p;
7206e659 942 int maxlen;
cae86d4a
KK		 943
944 pr_debug("%s: B%1d %d\n", hscx->ip->name, hscx->bch.nr, count);
c27b46e7
KK		 945 if (test_bit(FLG_RX_OFF, &hscx->bch.Flags)) {
946 hscx->bch.dropcnt += count;
947 hscx_cmdr(hscx, 0x80); /* RMC */
948 return;
949 }
7206e659
KK		 950 maxlen = bchannel_get_rxbuf(&hscx->bch, count);
951 if (maxlen < 0) {
cae86d4a 952 hscx_cmdr(hscx, 0x80); /* RMC */
7206e659
KK		 953 if (hscx->bch.rx_skb)
954 skb_trim(hscx->bch.rx_skb, 0);
955 pr_warning("%s.B%d: No bufferspace for %d bytes\n",
956 hscx->ip->name, hscx->bch.nr, count);
cae86d4a
KK		 957 return;
958 }
959 p = skb_put(hscx->bch.rx_skb, count);
960
961 if (hscx->ip->type & IPAC_TYPE_IPACX)
962 hscx->ip->read_fifo(hscx->ip->hw,
475be4d8 963 hscx->off + IPACX_RFIFOB, p, count);
cae86d4a
KK		 964 else
965 hscx->ip->read_fifo(hscx->ip->hw,
475be4d8 966 hscx->off, p, count);
cae86d4a
KK		 967
968 hscx_cmdr(hscx, 0x80); /* RMC */
969
970 if (hscx->bch.debug & DEBUG_HW_BFIFO) {
971 snprintf(hscx->log, 64, "B%1d-recv %s %d ",
475be4d8 972 hscx->bch.nr, hscx->ip->name, count);
cae86d4a
KK		 973 print_hex_dump_bytes(hscx->log, DUMP_PREFIX_OFFSET, p, count);
974 }
975}
976
977static void
978hscx_fill_fifo(struct hscx_hw *hscx)
979{
980 int count, more;
981 u8 *p;
982
6d1ee48f
KK		 983 if (!hscx->bch.tx_skb) {
984 if (!test_bit(FLG_TX_EMPTY, &hscx->bch.Flags))
985 return;
cae86d4a
KK		 986 count = hscx->fifo_size;
987 more = 1;
6d1ee48f
KK		 988 p = hscx->log;
989 memset(p, hscx->bch.fill[0], count);
990 } else {
991 count = hscx->bch.tx_skb->len - hscx->bch.tx_idx;
992 if (count <= 0)
993 return;
994 p = hscx->bch.tx_skb->data + hscx->bch.tx_idx;
cae86d4a 995
6d1ee48f
KK		 996 more = test_bit(FLG_TRANSPARENT, &hscx->bch.Flags) ? 1 : 0;
997 if (count > hscx->fifo_size) {
998 count = hscx->fifo_size;
999 more = 1;
1000 }
1001 pr_debug("%s: B%1d %d/%d/%d\n", hscx->ip->name, hscx->bch.nr,
1002 count, hscx->bch.tx_idx, hscx->bch.tx_skb->len);
1003 hscx->bch.tx_idx += count;
1004 }
cae86d4a
KK		 1005 if (hscx->ip->type & IPAC_TYPE_IPACX)
1006 hscx->ip->write_fifo(hscx->ip->hw,
475be4d8 1007 hscx->off + IPACX_XFIFOB, p, count);
cae86d4a
KK		 1008 else {
1009 waitforXFW(hscx);
1010 hscx->ip->write_fifo(hscx->ip->hw,
475be4d8 1011 hscx->off, p, count);
cae86d4a
KK		 1012 }
1013 hscx_cmdr(hscx, more ? 0x08 : 0x0a);
1014
6d1ee48f 1015 if (hscx->bch.tx_skb && (hscx->bch.debug & DEBUG_HW_BFIFO)) {
cae86d4a 1016 snprintf(hscx->log, 64, "B%1d-send %s %d ",
475be4d8 1017 hscx->bch.nr, hscx->ip->name, count);
cae86d4a
KK		 1018 print_hex_dump_bytes(hscx->log, DUMP_PREFIX_OFFSET, p, count);
1019 }
1020}
1021
1022static void
1023hscx_xpr(struct hscx_hw *hx)
1024{
8bfddfbe 1025 if (hx->bch.tx_skb && hx->bch.tx_idx < hx->bch.tx_skb->len) {
cae86d4a 1026 hscx_fill_fifo(hx);
8bfddfbe
KK		 1027 } else {
1028 if (hx->bch.tx_skb)
cae86d4a 1029 dev_kfree_skb(hx->bch.tx_skb);
6d1ee48f 1030 if (get_next_bframe(&hx->bch)) {
cae86d4a 1031 hscx_fill_fifo(hx);
6d1ee48f
KK		 1032 test_and_clear_bit(FLG_TX_EMPTY, &hx->bch.Flags);
1033 } else if (test_bit(FLG_TX_EMPTY, &hx->bch.Flags)) {
1034 hscx_fill_fifo(hx);
1035 }
cae86d4a
KK		 1036 }
1037}
1038
1039static void
1040ipac_rme(struct hscx_hw *hx)
1041{
1042 int count;
1043 u8 rstab;
1044
1045 if (hx->ip->type & IPAC_TYPE_IPACX)
1046 rstab = ReadHSCX(hx, IPACX_RSTAB);
1047 else
1048 rstab = ReadHSCX(hx, IPAC_RSTAB);
1049 pr_debug("%s: B%1d RSTAB %02x\n", hx->ip->name, hx->bch.nr, rstab);
1050 if ((rstab & 0xf0) != 0xa0) {
1051 /* !(VFR && !RDO && CRC && !RAB) */
1052 if (!(rstab & 0x80)) {
1053 if (hx->bch.debug & DEBUG_HW_BCHANNEL)
1054 pr_notice("%s: B%1d invalid frame\n",
475be4d8 1055 hx->ip->name, hx->bch.nr);
cae86d4a
KK		 1056 }
1057 if (rstab & 0x40) {
1058 if (hx->bch.debug & DEBUG_HW_BCHANNEL)
1059 pr_notice("%s: B%1d RDO proto=%x\n",
475be4d8
JP		 1060 hx->ip->name, hx->bch.nr,
1061 hx->bch.state);
cae86d4a
KK		 1062 }
1063 if (!(rstab & 0x20)) {
1064 if (hx->bch.debug & DEBUG_HW_BCHANNEL)
1065 pr_notice("%s: B%1d CRC error\n",
475be4d8 1066 hx->ip->name, hx->bch.nr);
cae86d4a
KK		 1067 }
1068 hscx_cmdr(hx, 0x80); /* Do RMC */
1069 return;
1070 }
1071 if (hx->ip->type & IPAC_TYPE_IPACX)
1072 count = ReadHSCX(hx, IPACX_RBCLB);
1073 else
1074 count = ReadHSCX(hx, IPAC_RBCLB);
1075 count &= (hx->fifo_size - 1);
1076 if (count == 0)
1077 count = hx->fifo_size;
1078 hscx_empty_fifo(hx, count);
1079 if (!hx->bch.rx_skb)
1080 return;
1081 if (hx->bch.rx_skb->len < 2) {
1082 pr_debug("%s: B%1d frame to short %d\n",
475be4d8 1083 hx->ip->name, hx->bch.nr, hx->bch.rx_skb->len);
cae86d4a
KK		 1084 skb_trim(hx->bch.rx_skb, 0);
1085 } else {
1086 skb_trim(hx->bch.rx_skb, hx->bch.rx_skb->len - 1);
034005a0 1087 recv_Bchannel(&hx->bch, 0, false);
cae86d4a
KK		 1088 }
1089}
1090
1091static void
1092ipac_irq(struct hscx_hw *hx, u8 ista)
1093{
1094 u8 istab, m, exirb = 0;
1095
1096 if (hx->ip->type & IPAC_TYPE_IPACX)
1097 istab = ReadHSCX(hx, IPACX_ISTAB);
1098 else if (hx->ip->type & IPAC_TYPE_IPAC) {
1099 istab = ReadHSCX(hx, IPAC_ISTAB);
1100 m = (hx->bch.nr & 1) ? IPAC__EXA : IPAC__EXB;
1101 if (m & ista) {
1102 exirb = ReadHSCX(hx, IPAC_EXIRB);
1103 pr_debug("%s: B%1d EXIRB %02x\n", hx->ip->name,
475be4d8 1104 hx->bch.nr, exirb);
cae86d4a
KK		 1105 }
1106 } else if (hx->bch.nr & 2) { /* HSCX B */
1107 if (ista & (HSCX__EXA | HSCX__ICA))
1108 ipac_irq(&hx->ip->hscx[0], ista);
1109 if (ista & HSCX__EXB) {
1110 exirb = ReadHSCX(hx, IPAC_EXIRB);
1111 pr_debug("%s: B%1d EXIRB %02x\n", hx->ip->name,
475be4d8 1112 hx->bch.nr, exirb);
cae86d4a
KK		 1113 }
1114 istab = ista & 0xF8;
1115 } else { /* HSCX A */
1116 istab = ReadHSCX(hx, IPAC_ISTAB);
1117 if (ista & HSCX__EXA) {
1118 exirb = ReadHSCX(hx, IPAC_EXIRB);
1119 pr_debug("%s: B%1d EXIRB %02x\n", hx->ip->name,
475be4d8 1120 hx->bch.nr, exirb);
cae86d4a
KK		 1121 }
1122 istab = istab & 0xF8;
1123 }
1124 if (exirb & IPAC_B_XDU)
1125 istab |= IPACX_B_XDU;
1126 if (exirb & IPAC_B_RFO)
1127 istab |= IPACX_B_RFO;
1128 pr_debug("%s: B%1d ISTAB %02x\n", hx->ip->name, hx->bch.nr, istab);
1129
1130 if (!test_bit(FLG_ACTIVE, &hx->bch.Flags))
1131 return;
1132
1133 if (istab & IPACX_B_RME)
1134 ipac_rme(hx);
1135
1136 if (istab & IPACX_B_RPF) {
1137 hscx_empty_fifo(hx, hx->fifo_size);
034005a0
KK		 1138 if (test_bit(FLG_TRANSPARENT, &hx->bch.Flags))
1139 recv_Bchannel(&hx->bch, 0, false);
cae86d4a
KK		 1140 }
1141
1142 if (istab & IPACX_B_RFO) {
1143 pr_debug("%s: B%1d RFO error\n", hx->ip->name, hx->bch.nr);
1144 hscx_cmdr(hx, 0x40); /* RRES */
1145 }
1146
1147 if (istab & IPACX_B_XPR)
1148 hscx_xpr(hx);
1149
1150 if (istab & IPACX_B_XDU) {
1151 if (test_bit(FLG_TRANSPARENT, &hx->bch.Flags)) {
6d1ee48f
KK		 1152 if (test_bit(FLG_FILLEMPTY, &hx->bch.Flags))
1153 test_and_set_bit(FLG_TX_EMPTY, &hx->bch.Flags);
1154 hscx_xpr(hx);
cae86d4a
KK		 1155 return;
1156 }
1157 pr_debug("%s: B%1d XDU error at len %d\n", hx->ip->name,
475be4d8 1158 hx->bch.nr, hx->bch.tx_idx);
cae86d4a
KK		 1159 hx->bch.tx_idx = 0;
1160 hscx_cmdr(hx, 0x01); /* XRES */
1161 }
1162}
1163
1164irqreturn_t
1165mISDNipac_irq(struct ipac_hw *ipac, int maxloop)
1166{
1167 int cnt = maxloop + 1;
1168 u8 ista, istad;
1169 struct isac_hw *isac = &ipac->isac;
1170
1171 if (ipac->type & IPAC_TYPE_IPACX) {
1172 ista = ReadIPAC(ipac, ISACX_ISTA);
1173 while (ista && cnt--) {
1174 pr_debug("%s: ISTA %02x\n", ipac->name, ista);
1175 if (ista & IPACX__ICA)
1176 ipac_irq(&ipac->hscx[0], ista);
1177 if (ista & IPACX__ICB)
1178 ipac_irq(&ipac->hscx[1], ista);
1179 if (ista & (ISACX__ICD | ISACX__CIC))
1180 mISDNisac_irq(&ipac->isac, ista);
1181 ista = ReadIPAC(ipac, ISACX_ISTA);
1182 }
1183 } else if (ipac->type & IPAC_TYPE_IPAC) {
1184 ista = ReadIPAC(ipac, IPAC_ISTA);
1185 while (ista && cnt--) {
1186 pr_debug("%s: ISTA %02x\n", ipac->name, ista);
1187 if (ista & (IPAC__ICD | IPAC__EXD)) {
1188 istad = ReadISAC(isac, ISAC_ISTA);
1189 pr_debug("%s: ISTAD %02x\n", ipac->name, istad);
1190 if (istad & IPAC_D_TIN2)
1191 pr_debug("%s TIN2 irq\n", ipac->name);
1192 if (ista & IPAC__EXD)
1193 istad |= 1; /* ISAC EXI */
1194 mISDNisac_irq(isac, istad);
1195 }
1196 if (ista & (IPAC__ICA | IPAC__EXA))
1197 ipac_irq(&ipac->hscx[0], ista);
1198 if (ista & (IPAC__ICB | IPAC__EXB))
1199 ipac_irq(&ipac->hscx[1], ista);
1200 ista = ReadIPAC(ipac, IPAC_ISTA);
1201 }
1202 } else if (ipac->type & IPAC_TYPE_HSCX) {
1203 while (cnt) {
1204 ista = ReadIPAC(ipac, IPAC_ISTAB + ipac->hscx[1].off);
1205 pr_debug("%s: B2 ISTA %02x\n", ipac->name, ista);
1206 if (ista)
1207 ipac_irq(&ipac->hscx[1], ista);
1208 istad = ReadISAC(isac, ISAC_ISTA);
1209 pr_debug("%s: ISTAD %02x\n", ipac->name, istad);
1210 if (istad)
1211 mISDNisac_irq(isac, istad);
1212 if (0 == (ista | istad))
1213 break;
1214 cnt--;
1215 }
1216 }
1217 if (cnt > maxloop) /* only for ISAC/HSCX without PCI IRQ test */
1218 return IRQ_NONE;
1219 if (cnt < maxloop)
1220 pr_debug("%s: %d irqloops cpu%d\n", ipac->name,
475be4d8 1221 maxloop - cnt, smp_processor_id());
cae86d4a
KK		 1222 if (maxloop && !cnt)
1223 pr_notice("%s: %d IRQ LOOP cpu%d\n", ipac->name,
475be4d8 1224 maxloop, smp_processor_id());
cae86d4a
KK		 1225 return IRQ_HANDLED;
1226}
1227EXPORT_SYMBOL(mISDNipac_irq);
1228
1229static int
1230hscx_mode(struct hscx_hw *hscx, u32 bprotocol)
1231{
1232 pr_debug("%s: HSCX %c protocol %x-->%x ch %d\n", hscx->ip->name,
475be4d8 1233 '@' + hscx->bch.nr, hscx->bch.state, bprotocol, hscx->bch.nr);
cae86d4a
KK		 1234 if (hscx->ip->type & IPAC_TYPE_IPACX) {
1235 if (hscx->bch.nr & 1) { /* B1 and ICA */
1236 WriteIPAC(hscx->ip, ISACX_BCHA_TSDP_BC1, 0x80);
1237 WriteIPAC(hscx->ip, ISACX_BCHA_CR, 0x88);
1238 } else { /* B2 and ICB */
1239 WriteIPAC(hscx->ip, ISACX_BCHB_TSDP_BC1, 0x81);
1240 WriteIPAC(hscx->ip, ISACX_BCHB_CR, 0x88);
1241 }
1242 switch (bprotocol) {
1243 case ISDN_P_NONE: /* init */
1244 WriteHSCX(hscx, IPACX_MODEB, 0xC0); /* rec off */
1245 WriteHSCX(hscx, IPACX_EXMB, 0x30); /* std adj. */
1246 WriteHSCX(hscx, IPACX_MASKB, 0xFF); /* ints off */
1247 hscx_cmdr(hscx, 0x41);
1248 test_and_clear_bit(FLG_HDLC, &hscx->bch.Flags);
1249 test_and_clear_bit(FLG_TRANSPARENT, &hscx->bch.Flags);
1250 break;
1251 case ISDN_P_B_RAW:
1252 WriteHSCX(hscx, IPACX_MODEB, 0x88); /* ex trans */
1253 WriteHSCX(hscx, IPACX_EXMB, 0x00); /* trans */
1254 hscx_cmdr(hscx, 0x41);
1255 WriteHSCX(hscx, IPACX_MASKB, IPACX_B_ON);
1256 test_and_set_bit(FLG_TRANSPARENT, &hscx->bch.Flags);
1257 break;
1258 case ISDN_P_B_HDLC:
1259 WriteHSCX(hscx, IPACX_MODEB, 0xC0); /* trans */
1260 WriteHSCX(hscx, IPACX_EXMB, 0x00); /* hdlc,crc */
1261 hscx_cmdr(hscx, 0x41);
1262 WriteHSCX(hscx, IPACX_MASKB, IPACX_B_ON);
1263 test_and_set_bit(FLG_HDLC, &hscx->bch.Flags);
1264 break;
1265 default:
1266 pr_info("%s: protocol not known %x\n", hscx->ip->name,
1267 bprotocol);
1268 return -ENOPROTOOPT;
1269 }
1270 } else if (hscx->ip->type & IPAC_TYPE_IPAC) { /* IPAC */
1271 WriteHSCX(hscx, IPAC_CCR1, 0x82);
1272 WriteHSCX(hscx, IPAC_CCR2, 0x30);
1273 WriteHSCX(hscx, IPAC_XCCR, 0x07);
1274 WriteHSCX(hscx, IPAC_RCCR, 0x07);
1275 WriteHSCX(hscx, IPAC_TSAX, hscx->slot);
1276 WriteHSCX(hscx, IPAC_TSAR, hscx->slot);
1277 switch (bprotocol) {
1278 case ISDN_P_NONE:
1279 WriteHSCX(hscx, IPAC_TSAX, 0x1F);
1280 WriteHSCX(hscx, IPAC_TSAR, 0x1F);
1281 WriteHSCX(hscx, IPAC_MODEB, 0x84);
1282 WriteHSCX(hscx, IPAC_CCR1, 0x82);
1283 WriteHSCX(hscx, IPAC_MASKB, 0xFF); /* ints off */
1284 test_and_clear_bit(FLG_HDLC, &hscx->bch.Flags);
1285 test_and_clear_bit(FLG_TRANSPARENT, &hscx->bch.Flags);
1286 break;
1287 case ISDN_P_B_RAW:
1288 WriteHSCX(hscx, IPAC_MODEB, 0xe4); /* ex trans */
1289 WriteHSCX(hscx, IPAC_CCR1, 0x82);
1290 hscx_cmdr(hscx, 0x41);
1291 WriteHSCX(hscx, IPAC_MASKB, 0);
1292 test_and_set_bit(FLG_TRANSPARENT, &hscx->bch.Flags);
1293 break;
1294 case ISDN_P_B_HDLC:
1295 WriteHSCX(hscx, IPAC_MODEB, 0x8c);
1296 WriteHSCX(hscx, IPAC_CCR1, 0x8a);
1297 hscx_cmdr(hscx, 0x41);
1298 WriteHSCX(hscx, IPAC_MASKB, 0);
1299 test_and_set_bit(FLG_HDLC, &hscx->bch.Flags);
1300 break;
1301 default:
1302 pr_info("%s: protocol not known %x\n", hscx->ip->name,
1303 bprotocol);
1304 return -ENOPROTOOPT;
1305 }
1306 } else if (hscx->ip->type & IPAC_TYPE_HSCX) { /* HSCX */
1307 WriteHSCX(hscx, IPAC_CCR1, 0x85);
1308 WriteHSCX(hscx, IPAC_CCR2, 0x30);
1309 WriteHSCX(hscx, IPAC_XCCR, 0x07);
1310 WriteHSCX(hscx, IPAC_RCCR, 0x07);
1311 WriteHSCX(hscx, IPAC_TSAX, hscx->slot);
1312 WriteHSCX(hscx, IPAC_TSAR, hscx->slot);
1313 switch (bprotocol) {
1314 case ISDN_P_NONE:
1315 WriteHSCX(hscx, IPAC_TSAX, 0x1F);
1316 WriteHSCX(hscx, IPAC_TSAR, 0x1F);
1317 WriteHSCX(hscx, IPAC_MODEB, 0x84);
1318 WriteHSCX(hscx, IPAC_CCR1, 0x85);
1319 WriteHSCX(hscx, IPAC_MASKB, 0xFF); /* ints off */
1320 test_and_clear_bit(FLG_HDLC, &hscx->bch.Flags);
1321 test_and_clear_bit(FLG_TRANSPARENT, &hscx->bch.Flags);
1322 break;
1323 case ISDN_P_B_RAW:
1324 WriteHSCX(hscx, IPAC_MODEB, 0xe4); /* ex trans */
1325 WriteHSCX(hscx, IPAC_CCR1, 0x85);
1326 hscx_cmdr(hscx, 0x41);
1327 WriteHSCX(hscx, IPAC_MASKB, 0);
1328 test_and_set_bit(FLG_TRANSPARENT, &hscx->bch.Flags);
1329 break;
1330 case ISDN_P_B_HDLC:
1331 WriteHSCX(hscx, IPAC_MODEB, 0x8c);
1332 WriteHSCX(hscx, IPAC_CCR1, 0x8d);
1333 hscx_cmdr(hscx, 0x41);
1334 WriteHSCX(hscx, IPAC_MASKB, 0);
1335 test_and_set_bit(FLG_HDLC, &hscx->bch.Flags);
1336 break;
1337 default:
1338 pr_info("%s: protocol not known %x\n", hscx->ip->name,
1339 bprotocol);
1340 return -ENOPROTOOPT;
1341 }
1342 } else
1343 return -EINVAL;
1344 hscx->bch.state = bprotocol;
1345 return 0;
1346}
1347
1348static int
1349hscx_l2l1(struct mISDNchannel *ch, struct sk_buff *skb)
1350{
1351 struct bchannel *bch = container_of(ch, struct bchannel, ch);
1352 struct hscx_hw *hx = container_of(bch, struct hscx_hw, bch);
1353 int ret = -EINVAL;
1354 struct mISDNhead *hh = mISDN_HEAD_P(skb);
8bfddfbe 1355 unsigned long flags;
cae86d4a
KK		 1356
1357 switch (hh->prim) {
1358 case PH_DATA_REQ:
1359 spin_lock_irqsave(hx->ip->hwlock, flags);
1360 ret = bchannel_senddata(bch, skb);
1361 if (ret > 0) { /* direct TX */
cae86d4a
KK		 1362 ret = 0;
1363 hscx_fill_fifo(hx);
8bfddfbe
KK		 1364 }
1365 spin_unlock_irqrestore(hx->ip->hwlock, flags);
cae86d4a
KK		 1366 return ret;
1367 case PH_ACTIVATE_REQ:
1368 spin_lock_irqsave(hx->ip->hwlock, flags);
1369 if (!test_and_set_bit(FLG_ACTIVE, &bch->Flags))
1370 ret = hscx_mode(hx, ch->protocol);
1371 else
1372 ret = 0;
1373 spin_unlock_irqrestore(hx->ip->hwlock, flags);
1374 if (!ret)
1375 _queue_data(ch, PH_ACTIVATE_IND, MISDN_ID_ANY, 0,
475be4d8 1376 NULL, GFP_KERNEL);
cae86d4a
KK		 1377 break;
1378 case PH_DEACTIVATE_REQ:
1379 spin_lock_irqsave(hx->ip->hwlock, flags);
1380 mISDN_clear_bchannel(bch);
1381 hscx_mode(hx, ISDN_P_NONE);
1382 spin_unlock_irqrestore(hx->ip->hwlock, flags);
1383 _queue_data(ch, PH_DEACTIVATE_IND, MISDN_ID_ANY, 0,
475be4d8 1384 NULL, GFP_KERNEL);
cae86d4a
KK		 1385 ret = 0;
1386 break;
1387 default:
1388 pr_info("%s: %s unknown prim(%x,%x)\n",
1389 hx->ip->name, __func__, hh->prim, hh->id);
1390 ret = -EINVAL;
1391 }
1392 if (!ret)
1393 dev_kfree_skb(skb);
1394 return ret;
1395}
1396
1397static int
1398channel_bctrl(struct bchannel *bch, struct mISDN_ctrl_req *cq)
1399{
034005a0 1400 return mISDN_ctrl_bchannel(bch, cq);
cae86d4a
KK		 1401}
1402
1403static int
1404hscx_bctrl(struct mISDNchannel *ch, u32 cmd, void *arg)
1405{
1406 struct bchannel *bch = container_of(ch, struct bchannel, ch);
1407 struct hscx_hw *hx = container_of(bch, struct hscx_hw, bch);
1408 int ret = -EINVAL;
1409 u_long flags;
1410
1411 pr_debug("%s: %s cmd:%x %p\n", hx->ip->name, __func__, cmd, arg);
1412 switch (cmd) {
1413 case CLOSE_CHANNEL:
1414 test_and_clear_bit(FLG_OPEN, &bch->Flags);
4b921eda 1415 cancel_work_sync(&bch->workq);
1368112c 1416 spin_lock_irqsave(hx->ip->hwlock, flags);
4b921eda 1417 mISDN_clear_bchannel(bch);
1368112c
KK		 1418 hscx_mode(hx, ISDN_P_NONE);
1419 spin_unlock_irqrestore(hx->ip->hwlock, flags);
cae86d4a
KK		 1420 ch->protocol = ISDN_P_NONE;
1421 ch->peer = NULL;
1422 module_put(hx->ip->owner);
1423 ret = 0;
1424 break;
1425 case CONTROL_CHANNEL:
1426 ret = channel_bctrl(bch, arg);
1427 break;
1428 default:
1429 pr_info("%s: %s unknown prim(%x)\n",
1430 hx->ip->name, __func__, cmd);
1431 }
1432 return ret;
1433}
1434
1435static void
1436free_ipac(struct ipac_hw *ipac)
1437{
1438 isac_release(&ipac->isac);
1439}
1440
1441static const char *HSCXVer[] =
1442{"A1", "?1", "A2", "?3", "A3", "V2.1", "?6", "?7",
1443 "?8", "?9", "?10", "?11", "?12", "?13", "?14", "???"};
1444
1445
1446
1447static void
1448hscx_init(struct hscx_hw *hx)
1449{
1450 u8 val;
1451
1452 WriteHSCX(hx, IPAC_RAH2, 0xFF);
1453 WriteHSCX(hx, IPAC_XBCH, 0x00);
1454 WriteHSCX(hx, IPAC_RLCR, 0x00);
1455
1456 if (hx->ip->type & IPAC_TYPE_HSCX) {
1457 WriteHSCX(hx, IPAC_CCR1, 0x85);
1458 val = ReadHSCX(hx, HSCX_VSTR);
1459 pr_debug("%s: HSCX VSTR %02x\n", hx->ip->name, val);
1460 if (hx->bch.debug & DEBUG_HW)
1461 pr_notice("%s: HSCX version %s\n", hx->ip->name,
475be4d8 1462 HSCXVer[val & 0x0f]);
cae86d4a
KK		 1463 } else
1464 WriteHSCX(hx, IPAC_CCR1, 0x82);
1465 WriteHSCX(hx, IPAC_CCR2, 0x30);
1466 WriteHSCX(hx, IPAC_XCCR, 0x07);
1467 WriteHSCX(hx, IPAC_RCCR, 0x07);
1468}
1469
1470static int
1471ipac_init(struct ipac_hw *ipac)
1472{
1473 u8 val;
1474
1475 if (ipac->type & IPAC_TYPE_HSCX) {
1476 hscx_init(&ipac->hscx[0]);
1477 hscx_init(&ipac->hscx[1]);
1478 val = ReadIPAC(ipac, IPAC_ID);
1479 } else if (ipac->type & IPAC_TYPE_IPAC) {
1480 hscx_init(&ipac->hscx[0]);
1481 hscx_init(&ipac->hscx[1]);
1482 WriteIPAC(ipac, IPAC_MASK, IPAC__ON);
1483 val = ReadIPAC(ipac, IPAC_CONF);
1484 /* conf is default 0, but can be overwritten by card setup */
1485 pr_debug("%s: IPAC CONF %02x/%02x\n", ipac->name,
475be4d8 1486 val, ipac->conf);
cae86d4a
KK		 1487 WriteIPAC(ipac, IPAC_CONF, ipac->conf);
1488 val = ReadIPAC(ipac, IPAC_ID);
1489 if (ipac->hscx[0].bch.debug & DEBUG_HW)
1490 pr_notice("%s: IPAC Design ID %02x\n", ipac->name, val);
1491 }
1492 /* nothing special for IPACX to do here */
1493 return isac_init(&ipac->isac);
1494}
1495
1496static int
1497open_bchannel(struct ipac_hw *ipac, struct channel_req *rq)
1498{
1499 struct bchannel *bch;
1500
819a1008 1501 if (rq->adr.channel == 0 || rq->adr.channel > 2)
cae86d4a
KK		 1502 return -EINVAL;
1503 if (rq->protocol == ISDN_P_NONE)
1504 return -EINVAL;
1505 bch = &ipac->hscx[rq->adr.channel - 1].bch;
1506 if (test_and_set_bit(FLG_OPEN, &bch->Flags))
1507 return -EBUSY; /* b-channel can be only open once */
1508 test_and_clear_bit(FLG_FILLEMPTY, &bch->Flags);
1509 bch->ch.protocol = rq->protocol;
1510 rq->ch = &bch->ch;
1511 return 0;
1512}
1513
1514static int
1515channel_ctrl(struct ipac_hw *ipac, struct mISDN_ctrl_req *cq)
1516{
1517 int ret = 0;
1518
1519 switch (cq->op) {
1520 case MISDN_CTRL_GETOP:
c626c127 1521 cq->op = MISDN_CTRL_LOOP | MISDN_CTRL_L1_TIMER3;
cae86d4a
KK		 1522 break;
1523 case MISDN_CTRL_LOOP:
1524 /* cq->channel: 0 disable, 1 B1 loop 2 B2 loop, 3 both */
1525 if (cq->channel < 0 || cq->channel > 3) {
1526 ret = -EINVAL;
1527 break;
1528 }
1529 ret = ipac->ctrl(ipac, HW_TESTLOOP, cq->channel);
1530 break;
c626c127
KK		 1531 case MISDN_CTRL_L1_TIMER3:
1532 ret = ipac->isac.ctrl(&ipac->isac, HW_TIMER3_VALUE, cq->p1);
1533 break;
cae86d4a
KK		 1534 default:
1535 pr_info("%s: unknown CTRL OP %x\n", ipac->name, cq->op);
1536 ret = -EINVAL;
1537 break;
1538 }
1539 return ret;
1540}
1541
1542static int
1543ipac_dctrl(struct mISDNchannel *ch, u32 cmd, void *arg)
1544{
1545 struct mISDNdevice *dev = container_of(ch, struct mISDNdevice, D);
1546 struct dchannel *dch = container_of(dev, struct dchannel, dev);
1547 struct isac_hw *isac = container_of(dch, struct isac_hw, dch);
1548 struct ipac_hw *ipac = container_of(isac, struct ipac_hw, isac);
1549 struct channel_req *rq;
1550 int err = 0;
1551
1552 pr_debug("%s: DCTRL: %x %p\n", ipac->name, cmd, arg);
1553 switch (cmd) {
1554 case OPEN_CHANNEL:
1555 rq = arg;
1556 if (rq->protocol == ISDN_P_TE_S0)
3e7a8716 1557 err = open_dchannel_caller(isac, rq, __builtin_return_address(0));
cae86d4a
KK		 1558 else
1559 err = open_bchannel(ipac, rq);
1560 if (err)
1561 break;
1562 if (!try_module_get(ipac->owner))
1563 pr_info("%s: cannot get module\n", ipac->name);
1564 break;
1565 case CLOSE_CHANNEL:
1566 pr_debug("%s: dev(%d) close from %p\n", ipac->name,
475be4d8 1567 dch->dev.id, __builtin_return_address(0));
cae86d4a
KK		 1568 module_put(ipac->owner);
1569 break;
1570 case CONTROL_CHANNEL:
1571 err = channel_ctrl(ipac, arg);
1572 break;
1573 default:
1574 pr_debug("%s: unknown DCTRL command %x\n", ipac->name, cmd);
1575 return -EINVAL;
1576 }
1577 return err;
1578}
1579
1580u32
1581mISDNipac_init(struct ipac_hw *ipac, void *hw)
1582{
1583 u32 ret;
1584 u8 i;
1585
1586 ipac->hw = hw;
1587 if (ipac->isac.dch.debug & DEBUG_HW)
1588 pr_notice("%s: ipac type %x\n", ipac->name, ipac->type);
1589 if (ipac->type & IPAC_TYPE_HSCX) {
1590 ipac->isac.type = IPAC_TYPE_ISAC;
1591 ipac->hscx[0].off = 0;
1592 ipac->hscx[1].off = 0x40;
1593 ipac->hscx[0].fifo_size = 32;
1594 ipac->hscx[1].fifo_size = 32;
1595 } else if (ipac->type & IPAC_TYPE_IPAC) {
1596 ipac->isac.type = IPAC_TYPE_IPAC | IPAC_TYPE_ISAC;
1597 ipac->hscx[0].off = 0;
1598 ipac->hscx[1].off = 0x40;
1599 ipac->hscx[0].fifo_size = 64;
1600 ipac->hscx[1].fifo_size = 64;
1601 } else if (ipac->type & IPAC_TYPE_IPACX) {
1602 ipac->isac.type = IPAC_TYPE_IPACX | IPAC_TYPE_ISACX;
1603 ipac->hscx[0].off = IPACX_OFF_ICA;
1604 ipac->hscx[1].off = IPACX_OFF_ICB;
1605 ipac->hscx[0].fifo_size = 64;
1606 ipac->hscx[1].fifo_size = 64;
1607 } else
1608 return 0;
1609
1610 mISDNisac_init(&ipac->isac, hw);
1611
1612 ipac->isac.dch.dev.D.ctrl = ipac_dctrl;
1613
1614 for (i = 0; i < 2; i++) {
1615 ipac->hscx[i].bch.nr = i + 1;
1616 set_channelmap(i + 1, ipac->isac.dch.dev.channelmap);
1617 list_add(&ipac->hscx[i].bch.ch.list,
475be4d8 1618 &ipac->isac.dch.dev.bchannels);
034005a0
KK		 1619 mISDN_initbchannel(&ipac->hscx[i].bch, MAX_DATA_MEM,
1620 ipac->hscx[i].fifo_size);
cae86d4a
KK		 1621 ipac->hscx[i].bch.ch.nr = i + 1;
1622 ipac->hscx[i].bch.ch.send = &hscx_l2l1;
1623 ipac->hscx[i].bch.ch.ctrl = hscx_bctrl;
1624 ipac->hscx[i].bch.hw = hw;
1625 ipac->hscx[i].ip = ipac;
1626 /* default values for IOM time slots
1627 * can be overwriten by card */
1628 ipac->hscx[i].slot = (i == 0) ? 0x2f : 0x03;
1629 }
1630
1631 ipac->init = ipac_init;
1632 ipac->release = free_ipac;
1633
1634 ret = (1 << (ISDN_P_B_RAW & ISDN_P_B_MASK)) |
1635 (1 << (ISDN_P_B_HDLC & ISDN_P_B_MASK));
1636 return ret;
1637}
1638EXPORT_SYMBOL(mISDNipac_init);
1639
1640static int __init
1641isac_mod_init(void)
1642{
1643 pr_notice("mISDNipac module version %s\n", ISAC_REV);
1644 return 0;
1645}
1646
1647static void __exit
1648isac_mod_cleanup(void)
1649{
1650 pr_notice("mISDNipac module unloaded\n");
1651}
1652module_init(isac_mod_init);
1653module_exit(isac_mod_cleanup);
Linux kernel - Deliverables
This page took 0.475698 seconds and 5 git commands to generate.