projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
V4L/DVB (5940): Export v4l2_int_device_{, un}register
[deliverable/linux.git] / drivers / media / dvb / ttpci / budget-av.c
CommitLineData
1da177e4
LT		 1/*
2 * budget-av.c: driver for the SAA7146 based Budget DVB cards
3 * with analog video in
4 *
5 * Compiled from various sources by Michael Hunold <michael@mihu.de>
6 *
7 * CI interface support (c) 2004 Olivier Gournet <ogournet@anevia.com> &
8 * Andrew de Quincey <adq_dvb@lidskialf.net>
9 *
10 * Copyright (C) 2002 Ralph Metzler <rjkm@metzlerbros.de>
11 *
12 * Copyright (C) 1999-2002 Ralph Metzler
13 * & Marcus Metzler for convergence integrated media GmbH
14 *
15 * This program is free software; you can redistribute it and/or
16 * modify it under the terms of the GNU General Public License
17 * as published by the Free Software Foundation; either version 2
18 * of the License, or (at your option) any later version.
19 *
20 *
21 * This program is distributed in the hope that it will be useful,
22 * but WITHOUT ANY WARRANTY; without even the implied warranty of
23 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
24 * GNU General Public License for more details.
25 *
26 *
27 * You should have received a copy of the GNU General Public License
28 * along with this program; if not, write to the Free Software
29 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
30 * Or, point your browser to http://www.gnu.org/copyleft/gpl.html
31 *
32 *
33 * the project's page is at http://www.linuxtv.org/dvb/
34 */
35
36#include "budget.h"
37#include "stv0299.h"
aa323ac8 38#include "tda1002x.h"
1da177e4 39#include "tda1004x.h"
1c72cfdc 40#include "tua6100.h"
f8bf134d 41#include "dvb-pll.h"
1da177e4
LT		 42#include <media/saa7146_vv.h>
43#include <linux/module.h>
44#include <linux/errno.h>
45#include <linux/slab.h>
46#include <linux/interrupt.h>
47#include <linux/input.h>
48#include <linux/spinlock.h>
49
50#include "dvb_ca_en50221.h"
51
52#define DEBICICAM 0x02420000
53
5c1208ba
AQ		 54#define SLOTSTATUS_NONE 1
55#define SLOTSTATUS_PRESENT 2
56#define SLOTSTATUS_RESET 4
57#define SLOTSTATUS_READY 8
58#define SLOTSTATUS_OCCUPIED (SLOTSTATUS_PRESENT|SLOTSTATUS_RESET|SLOTSTATUS_READY)
59
1da177e4
LT		 60struct budget_av {
61 struct budget budget;
62 struct video_device *vd;
63 int cur_input;
64 int has_saa7113;
65 struct tasklet_struct ciintf_irq_tasklet;
66 int slot_status;
67 struct dvb_ca_en50221 ca;
5c1208ba 68 u8 reinitialise_demod:1;
1da177e4
LT		 69};
70
5c1208ba
AQ		 71static int ciintf_slot_shutdown(struct dvb_ca_en50221 *ca, int slot);
72
73
86f40cc3
AQ		 74/* GPIO Connections:
75 * 0 - Vcc/Reset (Reset is controlled by capacitor). Resets the frontend *AS WELL*!
76 * 1 - CI memory select 0=>IO memory, 1=>Attribute Memory
77 * 2 - CI Card Enable (Active Low)
78 * 3 - CI Card Detect
b82a96a7 79 */
1da177e4
LT		 80
81/****************************************************************************
82 * INITIALIZATION
83 ****************************************************************************/
84
85static u8 i2c_readreg(struct i2c_adapter *i2c, u8 id, u8 reg)
86{
87 u8 mm1[] = { 0x00 };
88 u8 mm2[] = { 0x00 };
89 struct i2c_msg msgs[2];
90
91 msgs[0].flags = 0;
92 msgs[1].flags = I2C_M_RD;
93 msgs[0].addr = msgs[1].addr = id / 2;
94 mm1[0] = reg;
95 msgs[0].len = 1;
96 msgs[1].len = 1;
97 msgs[0].buf = mm1;
98 msgs[1].buf = mm2;
99
100 i2c_transfer(i2c, msgs, 2);
101
102 return mm2[0];
103}
104
105static int i2c_readregs(struct i2c_adapter *i2c, u8 id, u8 reg, u8 * buf, u8 len)
106{
107 u8 mm1[] = { reg };
108 struct i2c_msg msgs[2] = {
109 {.addr = id / 2,.flags = 0,.buf = mm1,.len = 1},
110 {.addr = id / 2,.flags = I2C_M_RD,.buf = buf,.len = len}
111 };
112
113 if (i2c_transfer(i2c, msgs, 2) != 2)
114 return -EIO;
115
116 return 0;
117}
118
119static int i2c_writereg(struct i2c_adapter *i2c, u8 id, u8 reg, u8 val)
120{
121 u8 msg[2] = { reg, val };
122 struct i2c_msg msgs;
123
124 msgs.flags = 0;
125 msgs.addr = id / 2;
126 msgs.len = 2;
127 msgs.buf = msg;
128 return i2c_transfer(i2c, &msgs, 1);
129}
130
131static int ciintf_read_attribute_mem(struct dvb_ca_en50221 *ca, int slot, int address)
132{
133 struct budget_av *budget_av = (struct budget_av *) ca->data;
134 int result;
135
136 if (slot != 0)
137 return -EINVAL;
138
139 saa7146_setgpio(budget_av->budget.dev, 1, SAA7146_GPIO_OUTHI);
140 udelay(1);
141
2d0235df 142 result = ttpci_budget_debiread(&budget_av->budget, DEBICICAM, address & 0xfff, 1, 0, 1);
5c1208ba
AQ		 143 if (result == -ETIMEDOUT) {
144 ciintf_slot_shutdown(ca, slot);
145 printk(KERN_INFO "budget-av: cam ejected 1\n");
146 }
1da177e4
LT		 147 return result;
148}
149
150static int ciintf_write_attribute_mem(struct dvb_ca_en50221 *ca, int slot, int address, u8 value)
151{
152 struct budget_av *budget_av = (struct budget_av *) ca->data;
153 int result;
154
155 if (slot != 0)
156 return -EINVAL;
157
158 saa7146_setgpio(budget_av->budget.dev, 1, SAA7146_GPIO_OUTHI);
159 udelay(1);
160
2d0235df 161 result = ttpci_budget_debiwrite(&budget_av->budget, DEBICICAM, address & 0xfff, 1, value, 0, 1);
5c1208ba
AQ		 162 if (result == -ETIMEDOUT) {
163 ciintf_slot_shutdown(ca, slot);
164 printk(KERN_INFO "budget-av: cam ejected 2\n");
165 }
1da177e4
LT		 166 return result;
167}
168
169static int ciintf_read_cam_control(struct dvb_ca_en50221 *ca, int slot, u8 address)
170{
171 struct budget_av *budget_av = (struct budget_av *) ca->data;
172 int result;
173
174 if (slot != 0)
175 return -EINVAL;
176
177 saa7146_setgpio(budget_av->budget.dev, 1, SAA7146_GPIO_OUTLO);
178 udelay(1);
179
180 result = ttpci_budget_debiread(&budget_av->budget, DEBICICAM, address & 3, 1, 0, 0);
5c1208ba
AQ		 181 if ((result == -ETIMEDOUT) || ((result == 0xff) && ((address & 3) < 2))) {
182 ciintf_slot_shutdown(ca, slot);
183 printk(KERN_INFO "budget-av: cam ejected 3\n");
184 return -ETIMEDOUT;
185 }
1da177e4
LT		 186 return result;
187}
188
189static int ciintf_write_cam_control(struct dvb_ca_en50221 *ca, int slot, u8 address, u8 value)
190{
191 struct budget_av *budget_av = (struct budget_av *) ca->data;
192 int result;
193
194 if (slot != 0)
195 return -EINVAL;
196
197 saa7146_setgpio(budget_av->budget.dev, 1, SAA7146_GPIO_OUTLO);
198 udelay(1);
199
200 result = ttpci_budget_debiwrite(&budget_av->budget, DEBICICAM, address & 3, 1, value, 0, 0);
5c1208ba
AQ		 201 if (result == -ETIMEDOUT) {
202 ciintf_slot_shutdown(ca, slot);
203 printk(KERN_INFO "budget-av: cam ejected 5\n");
204 }
1da177e4
LT		 205 return result;
206}
207
208static int ciintf_slot_reset(struct dvb_ca_en50221 *ca, int slot)
209{
210 struct budget_av *budget_av = (struct budget_av *) ca->data;
211 struct saa7146_dev *saa = budget_av->budget.dev;
1da177e4
LT		 212
213 if (slot != 0)
214 return -EINVAL;
215
216 dprintk(1, "ciintf_slot_reset\n");
5c1208ba 217 budget_av->slot_status = SLOTSTATUS_RESET;
1da177e4 218
b82a96a7 219 saa7146_setgpio(saa, 2, SAA7146_GPIO_OUTHI); /* disable card */
1da177e4 220
b82a96a7
JS		 221 saa7146_setgpio(saa, 0, SAA7146_GPIO_OUTHI); /* Vcc off */
222 msleep(2);
223 saa7146_setgpio(saa, 0, SAA7146_GPIO_OUTLO); /* Vcc on */
224 msleep(20); /* 20 ms Vcc settling time */
225
226 saa7146_setgpio(saa, 2, SAA7146_GPIO_OUTLO); /* enable card */
5c1208ba
AQ		 227 ttpci_budget_set_video_port(saa, BUDGET_VIDEO_PORTB);
228 msleep(20);
b82a96a7 229
5c1208ba
AQ		 230 /* reinitialise the frontend if necessary */
231 if (budget_av->reinitialise_demod)
232 dvb_frontend_reinitialise(budget_av->budget.dvb_frontend);
86f40cc3 233
1da177e4
LT		 234 return 0;
235}
236
237static int ciintf_slot_shutdown(struct dvb_ca_en50221 *ca, int slot)
238{
239 struct budget_av *budget_av = (struct budget_av *) ca->data;
240 struct saa7146_dev *saa = budget_av->budget.dev;
241
242 if (slot != 0)
243 return -EINVAL;
244
245 dprintk(1, "ciintf_slot_shutdown\n");
246
247 ttpci_budget_set_video_port(saa, BUDGET_VIDEO_PORTB);
5c1208ba
AQ		 248 budget_av->slot_status = SLOTSTATUS_NONE;
249
1da177e4
LT		 250 return 0;
251}
252
253static int ciintf_slot_ts_enable(struct dvb_ca_en50221 *ca, int slot)
254{
255 struct budget_av *budget_av = (struct budget_av *) ca->data;
256 struct saa7146_dev *saa = budget_av->budget.dev;
257
258 if (slot != 0)
259 return -EINVAL;
260
261 dprintk(1, "ciintf_slot_ts_enable: %d\n", budget_av->slot_status);
262
263 ttpci_budget_set_video_port(saa, BUDGET_VIDEO_PORTA);
5c1208ba 264
1da177e4
LT		 265 return 0;
266}
267
268static int ciintf_poll_slot_status(struct dvb_ca_en50221 *ca, int slot, int open)
269{
270 struct budget_av *budget_av = (struct budget_av *) ca->data;
271 struct saa7146_dev *saa = budget_av->budget.dev;
5c1208ba 272 int result;
1da177e4
LT		 273
274 if (slot != 0)
275 return -EINVAL;
276
5c1208ba
AQ		 277 /* test the card detect line - needs to be done carefully
278 * since it never goes high for some CAMs on this interface (e.g. topuptv) */
279 if (budget_av->slot_status == SLOTSTATUS_NONE) {
1da177e4
LT		 280 saa7146_setgpio(saa, 3, SAA7146_GPIO_INPUT);
281 udelay(1);
5c1208ba
AQ		 282 if (saa7146_read(saa, PSR) & MASK_06) {
283 if (budget_av->slot_status == SLOTSTATUS_NONE) {
284 budget_av->slot_status = SLOTSTATUS_PRESENT;
285 printk(KERN_INFO "budget-av: cam inserted A\n");
286 }
2d0235df
AQ		 287 }
288 saa7146_setgpio(saa, 3, SAA7146_GPIO_OUTLO);
5c1208ba 289 }
2d0235df 290
5c1208ba
AQ		 291 /* We also try and read from IO memory to work round the above detection bug. If
292 * there is no CAM, we will get a timeout. Only done if there is no cam
293 * present, since this test actually breaks some cams :(
294 *
295 * if the CI interface is not open, we also do the above test since we
296 * don't care if the cam has problems - we'll be resetting it on open() anyway */
297 if ((budget_av->slot_status == SLOTSTATUS_NONE) || (!open)) {
298 saa7146_setgpio(budget_av->budget.dev, 1, SAA7146_GPIO_OUTLO);
299 result = ttpci_budget_debiread(&budget_av->budget, DEBICICAM, 0, 1, 0, 1);
300 if ((result >= 0) && (budget_av->slot_status == SLOTSTATUS_NONE)) {
301 budget_av->slot_status = SLOTSTATUS_PRESENT;
302 printk(KERN_INFO "budget-av: cam inserted B\n");
303 } else if (result < 0) {
304 if (budget_av->slot_status != SLOTSTATUS_NONE) {
305 ciintf_slot_shutdown(ca, slot);
306 printk(KERN_INFO "budget-av: cam ejected 5\n");
307 return 0;
2d0235df
AQ		 308 }
309 }
5c1208ba 310 }
2d0235df 311
5c1208ba
AQ		 312 /* read from attribute memory in reset/ready state to know when the CAM is ready */
313 if (budget_av->slot_status == SLOTSTATUS_RESET) {
314 result = ciintf_read_attribute_mem(ca, slot, 0);
315 if (result == 0x1d) {
316 budget_av->slot_status = SLOTSTATUS_READY;
b82a96a7 317 }
1da177e4
LT		 318 }
319
5c1208ba
AQ		 320 /* work out correct return code */
321 if (budget_av->slot_status != SLOTSTATUS_NONE) {
322 if (budget_av->slot_status & SLOTSTATUS_READY) {
323 return DVB_CA_EN50221_POLL_CAM_PRESENT | DVB_CA_EN50221_POLL_CAM_READY;
324 }
325 return DVB_CA_EN50221_POLL_CAM_PRESENT;
326 }
1da177e4
LT		 327 return 0;
328}
329
330static int ciintf_init(struct budget_av *budget_av)
331{
332 struct saa7146_dev *saa = budget_av->budget.dev;
333 int result;
334
335 memset(&budget_av->ca, 0, sizeof(struct dvb_ca_en50221));
336
b82a96a7
JS		 337 saa7146_setgpio(saa, 0, SAA7146_GPIO_OUTLO);
338 saa7146_setgpio(saa, 1, SAA7146_GPIO_OUTLO);
1da177e4
LT		 339 saa7146_setgpio(saa, 2, SAA7146_GPIO_OUTLO);
340 saa7146_setgpio(saa, 3, SAA7146_GPIO_OUTLO);
341
1da177e4 342 /* Enable DEBI pins */
2a893dea 343 saa7146_write(saa, MC1, MASK_27 | MASK_11);
1da177e4
LT		 344
345 /* register CI interface */
346 budget_av->ca.owner = THIS_MODULE;
347 budget_av->ca.read_attribute_mem = ciintf_read_attribute_mem;
348 budget_av->ca.write_attribute_mem = ciintf_write_attribute_mem;
349 budget_av->ca.read_cam_control = ciintf_read_cam_control;
350 budget_av->ca.write_cam_control = ciintf_write_cam_control;
351 budget_av->ca.slot_reset = ciintf_slot_reset;
352 budget_av->ca.slot_shutdown = ciintf_slot_shutdown;
353 budget_av->ca.slot_ts_enable = ciintf_slot_ts_enable;
354 budget_av->ca.poll_slot_status = ciintf_poll_slot_status;
355 budget_av->ca.data = budget_av;
5c1208ba
AQ		 356 budget_av->budget.ci_present = 1;
357 budget_av->slot_status = SLOTSTATUS_NONE;
b82a96a7 358
fdc53a6d 359 if ((result = dvb_ca_en50221_init(&budget_av->budget.dvb_adapter,
1da177e4 360 &budget_av->ca, 0, 1)) != 0) {
b82a96a7 361 printk(KERN_ERR "budget-av: ci initialisation failed.\n");
1da177e4
LT		 362 goto error;
363 }
b82a96a7
JS		 364
365 printk(KERN_INFO "budget-av: ci interface initialised.\n");
1da177e4
LT		 366 return 0;
367
368error:
2a893dea 369 saa7146_write(saa, MC1, MASK_27);
1da177e4
LT		 370 return result;
371}
372
373static void ciintf_deinit(struct budget_av *budget_av)
374{
375 struct saa7146_dev *saa = budget_av->budget.dev;
376
377 saa7146_setgpio(saa, 0, SAA7146_GPIO_INPUT);
378 saa7146_setgpio(saa, 1, SAA7146_GPIO_INPUT);
379 saa7146_setgpio(saa, 2, SAA7146_GPIO_INPUT);
380 saa7146_setgpio(saa, 3, SAA7146_GPIO_INPUT);
381
382 /* release the CA device */
383 dvb_ca_en50221_release(&budget_av->ca);
384
385 /* disable DEBI pins */
2a893dea 386 saa7146_write(saa, MC1, MASK_27);
1da177e4
LT		 387}
388
389
390static const u8 saa7113_tab[] = {
391 0x01, 0x08,
392 0x02, 0xc0,
393 0x03, 0x33,
394 0x04, 0x00,
395 0x05, 0x00,
396 0x06, 0xeb,
397 0x07, 0xe0,
398 0x08, 0x28,
399 0x09, 0x00,
400 0x0a, 0x80,
401 0x0b, 0x47,
402 0x0c, 0x40,
403 0x0d, 0x00,
404 0x0e, 0x01,
405 0x0f, 0x44,
406
407 0x10, 0x08,
408 0x11, 0x0c,
409 0x12, 0x7b,
410 0x13, 0x00,
411 0x15, 0x00, 0x16, 0x00, 0x17, 0x00,
412
413 0x57, 0xff,
414 0x40, 0x82, 0x58, 0x00, 0x59, 0x54, 0x5a, 0x07,
415 0x5b, 0x83, 0x5e, 0x00,
416 0xff
417};
418
419static int saa7113_init(struct budget_av *budget_av)
420{
421 struct budget *budget = &budget_av->budget;
b82a96a7 422 struct saa7146_dev *saa = budget->dev;
1da177e4
LT		 423 const u8 *data = saa7113_tab;
424
b82a96a7
JS		 425 saa7146_setgpio(saa, 0, SAA7146_GPIO_OUTHI);
426 msleep(200);
427
1da177e4
LT		 428 if (i2c_writereg(&budget->i2c_adap, 0x4a, 0x01, 0x08) != 1) {
429 dprintk(1, "saa7113 not found on KNC card\n");
430 return -ENODEV;
431 }
432
433 dprintk(1, "saa7113 detected and initializing\n");
434
435 while (*data != 0xff) {
436 i2c_writereg(&budget->i2c_adap, 0x4a, *data, *(data + 1));
437 data += 2;
438 }
439
440 dprintk(1, "saa7113 status=%02x\n", i2c_readreg(&budget->i2c_adap, 0x4a, 0x1f));
441
442 return 0;
443}
444
445static int saa7113_setinput(struct budget_av *budget_av, int input)
446{
447 struct budget *budget = &budget_av->budget;
448
449 if (1 != budget_av->has_saa7113)
450 return -ENODEV;
451
452 if (input == 1) {
453 i2c_writereg(&budget->i2c_adap, 0x4a, 0x02, 0xc7);
454 i2c_writereg(&budget->i2c_adap, 0x4a, 0x09, 0x80);
455 } else if (input == 0) {
456 i2c_writereg(&budget->i2c_adap, 0x4a, 0x02, 0xc0);
457 i2c_writereg(&budget->i2c_adap, 0x4a, 0x09, 0x00);
458 } else
459 return -EINVAL;
460
461 budget_av->cur_input = input;
462 return 0;
463}
464
465
466static int philips_su1278_ty_ci_set_symbol_rate(struct dvb_frontend *fe, u32 srate, u32 ratio)
467{
468 u8 aclk = 0;
469 u8 bclk = 0;
470 u8 m1;
471
472 aclk = 0xb5;
473 if (srate < 2000000)
474 bclk = 0x86;
475 else if (srate < 5000000)
476 bclk = 0x89;
477 else if (srate < 15000000)
478 bclk = 0x8f;
479 else if (srate < 45000000)
480 bclk = 0x95;
481
482 m1 = 0x14;
483 if (srate < 4000000)
484 m1 = 0x10;
485
486 stv0299_writereg(fe, 0x13, aclk);
487 stv0299_writereg(fe, 0x14, bclk);
488 stv0299_writereg(fe, 0x1f, (ratio >> 16) & 0xff);
489 stv0299_writereg(fe, 0x20, (ratio >> 8) & 0xff);
490 stv0299_writereg(fe, 0x21, (ratio) & 0xf0);
491 stv0299_writereg(fe, 0x0f, 0x80 | m1);
492
493 return 0;
494}
495
e87d41c4
AQ		 496static int philips_su1278_ty_ci_tuner_set_params(struct dvb_frontend *fe,
497 struct dvb_frontend_parameters *params)
1da177e4 498{
1da177e4
LT		 499 u32 div;
500 u8 buf[4];
e87d41c4 501 struct budget *budget = (struct budget *) fe->dvb->priv;
1da177e4
LT		 502 struct i2c_msg msg = {.addr = 0x61,.flags = 0,.buf = buf,.len = sizeof(buf) };
503
504 if ((params->frequency < 950000) || (params->frequency > 2150000))
505 return -EINVAL;
506
507 div = (params->frequency + (125 - 1)) / 125; // round correctly
508 buf[0] = (div >> 8) & 0x7f;
509 buf[1] = div & 0xff;
510 buf[2] = 0x80 | ((div & 0x18000) >> 10) | 4;
511 buf[3] = 0x20;
512
513 if (params->u.qpsk.symbol_rate < 4000000)
514 buf[3] |= 1;
515
516 if (params->frequency < 1250000)
517 buf[3] |= 0;
518 else if (params->frequency < 1550000)
519 buf[3] |= 0x40;
520 else if (params->frequency < 2050000)
521 buf[3] |= 0x80;
522 else if (params->frequency < 2150000)
523 buf[3] |= 0xC0;
524
dea74869
PB		 525 if (fe->ops.i2c_gate_ctrl)
526 fe->ops.i2c_gate_ctrl(fe, 1);
e87d41c4 527 if (i2c_transfer(&budget->i2c_adap, &msg, 1) != 1)
1da177e4
LT		 528 return -EIO;
529 return 0;
530}
531
532static u8 typhoon_cinergy1200s_inittab[] = {
533 0x01, 0x15,
534 0x02, 0x30,
535 0x03, 0x00,
536 0x04, 0x7d, /* F22FR = 0x7d, F22 = f_VCO / 128 / 0x7d = 22 kHz */
537 0x05, 0x35, /* I2CT = 0, SCLT = 1, SDAT = 1 */
538 0x06, 0x40, /* DAC not used, set to high impendance mode */
539 0x07, 0x00, /* DAC LSB */
540 0x08, 0x40, /* DiSEqC off */
541 0x09, 0x00, /* FIFO */
542 0x0c, 0x51, /* OP1 ctl = Normal, OP1 val = 1 (LNB Power ON) */
543 0x0d, 0x82, /* DC offset compensation = ON, beta_agc1 = 2 */
544 0x0e, 0x23, /* alpha_tmg = 2, beta_tmg = 3 */
545 0x10, 0x3f, // AGC2 0x3d
546 0x11, 0x84,
ff29d06a 547 0x12, 0xb9,
1da177e4
LT		 548 0x15, 0xc9, // lock detector threshold
549 0x16, 0x00,
550 0x17, 0x00,
551 0x18, 0x00,
552 0x19, 0x00,
553 0x1a, 0x00,
554 0x1f, 0x50,
555 0x20, 0x00,
556 0x21, 0x00,
557 0x22, 0x00,
558 0x23, 0x00,
559 0x28, 0x00, // out imp: normal out type: parallel FEC mode:0
560 0x29, 0x1e, // 1/2 threshold
561 0x2a, 0x14, // 2/3 threshold
562 0x2b, 0x0f, // 3/4 threshold
563 0x2c, 0x09, // 5/6 threshold
564 0x2d, 0x05, // 7/8 threshold
565 0x2e, 0x01,
566 0x31, 0x1f, // test all FECs
567 0x32, 0x19, // viterbi and synchro search
568 0x33, 0xfc, // rs control
569 0x34, 0x93, // error control
570 0x0f, 0x92,
571 0xff, 0xff
572};
573
574static struct stv0299_config typhoon_config = {
575 .demod_address = 0x68,
576 .inittab = typhoon_cinergy1200s_inittab,
577 .mclk = 88000000UL,
578 .invert = 0,
1da177e4
LT		 579 .skip_reinit = 0,
580 .lock_output = STV0229_LOCKOUTPUT_1,
581 .volt13_op0_op1 = STV0299_VOLT13_OP0,
582 .min_delay_ms = 100,
583 .set_symbol_rate = philips_su1278_ty_ci_set_symbol_rate,
1da177e4
LT		 584};
585
586
587static struct stv0299_config cinergy_1200s_config = {
588 .demod_address = 0x68,
589 .inittab = typhoon_cinergy1200s_inittab,
590 .mclk = 88000000UL,
591 .invert = 0,
1da177e4
LT		 592 .skip_reinit = 0,
593 .lock_output = STV0229_LOCKOUTPUT_0,
594 .volt13_op0_op1 = STV0299_VOLT13_OP0,
595 .min_delay_ms = 100,
596 .set_symbol_rate = philips_su1278_ty_ci_set_symbol_rate,
1da177e4
LT		 597};
598
effa791c
AQ		 599static struct stv0299_config cinergy_1200s_1894_0010_config = {
600 .demod_address = 0x68,
601 .inittab = typhoon_cinergy1200s_inittab,
602 .mclk = 88000000UL,
603 .invert = 1,
604 .skip_reinit = 0,
605 .lock_output = STV0229_LOCKOUTPUT_1,
606 .volt13_op0_op1 = STV0299_VOLT13_OP0,
607 .min_delay_ms = 100,
608 .set_symbol_rate = philips_su1278_ty_ci_set_symbol_rate,
effa791c 609};
1da177e4 610
e87d41c4 611static int philips_cu1216_tuner_set_params(struct dvb_frontend *fe, struct dvb_frontend_parameters *params)
1da177e4
LT		 612{
613 struct budget *budget = (struct budget *) fe->dvb->priv;
aa323ac8 614 u8 buf[6];
1da177e4 615 struct i2c_msg msg = {.addr = 0x60,.flags = 0,.buf = buf,.len = sizeof(buf) };
aa323ac8 616 int i;
1da177e4 617
aa323ac8 618#define CU1216_IF 36125000
1da177e4
LT		 619#define TUNER_MUL 62500
620
aa323ac8 621 u32 div = (params->frequency + CU1216_IF + TUNER_MUL / 2) / TUNER_MUL;
1da177e4
LT		 622
623 buf[0] = (div >> 8) & 0x7f;
624 buf[1] = div & 0xff;
aa323ac8 625 buf[2] = 0xce;
eef5764d
JS		 626 buf[3] = (params->frequency < 150000000 ? 0x01 :
627 params->frequency < 445000000 ? 0x02 : 0x04);
aa323ac8
HB		 628 buf[4] = 0xde;
629 buf[5] = 0x20;
1da177e4 630
dea74869
PB		 631 if (fe->ops.i2c_gate_ctrl)
632 fe->ops.i2c_gate_ctrl(fe, 1);
1da177e4
LT		 633 if (i2c_transfer(&budget->i2c_adap, &msg, 1) != 1)
634 return -EIO;
aa323ac8
HB		 635
636 /* wait for the pll lock */
637 msg.flags = I2C_M_RD;
638 msg.len = 1;
639 for (i = 0; i < 20; i++) {
640 if (fe->ops.i2c_gate_ctrl)
641 fe->ops.i2c_gate_ctrl(fe, 1);
642 if (i2c_transfer(&budget->i2c_adap, &msg, 1) == 1 && (buf[0] & 0x40))
643 break;
644 msleep(10);
645 }
646
647 /* switch the charge pump to the lower current */
648 msg.flags = 0;
649 msg.len = 2;
650 msg.buf = &buf[2];
651 buf[2] &= ~0x40;
652 if (fe->ops.i2c_gate_ctrl)
653 fe->ops.i2c_gate_ctrl(fe, 1);
654 if (i2c_transfer(&budget->i2c_adap, &msg, 1) != 1)
655 return -EIO;
656
1da177e4
LT		 657 return 0;
658}
659
aa323ac8 660static struct tda1002x_config philips_cu1216_config = {
1da177e4 661 .demod_address = 0x0c,
dc120b07 662 .invert = 1,
1da177e4
LT		 663};
664
aa323ac8 665static struct tda1002x_config philips_cu1216_config_altaddress = {
61cebe9d 666 .demod_address = 0x0d,
dc120b07 667 .invert = 0,
61cebe9d
AQ		 668};
669
e87d41c4 670static int philips_tu1216_tuner_init(struct dvb_frontend *fe)
1da177e4
LT		 671{
672 struct budget *budget = (struct budget *) fe->dvb->priv;
673 static u8 tu1216_init[] = { 0x0b, 0xf5, 0x85, 0xab };
674 struct i2c_msg tuner_msg = {.addr = 0x60,.flags = 0,.buf = tu1216_init,.len = sizeof(tu1216_init) };
675
676 // setup PLL configuration
dea74869
PB		 677 if (fe->ops.i2c_gate_ctrl)
678 fe->ops.i2c_gate_ctrl(fe, 1);
1da177e4
LT		 679 if (i2c_transfer(&budget->i2c_adap, &tuner_msg, 1) != 1)
680 return -EIO;
681 msleep(1);
682
683 return 0;
684}
685
e87d41c4 686static int philips_tu1216_tuner_set_params(struct dvb_frontend *fe, struct dvb_frontend_parameters *params)
1da177e4
LT		 687{
688 struct budget *budget = (struct budget *) fe->dvb->priv;
689 u8 tuner_buf[4];
690 struct i2c_msg tuner_msg = {.addr = 0x60,.flags = 0,.buf = tuner_buf,.len =
691 sizeof(tuner_buf) };
692 int tuner_frequency = 0;
693 u8 band, cp, filter;
694
695 // determine charge pump
696 tuner_frequency = params->frequency + 36166000;
697 if (tuner_frequency < 87000000)
698 return -EINVAL;
699 else if (tuner_frequency < 130000000)
700 cp = 3;
701 else if (tuner_frequency < 160000000)
702 cp = 5;
703 else if (tuner_frequency < 200000000)
704 cp = 6;
705 else if (tuner_frequency < 290000000)
706 cp = 3;
707 else if (tuner_frequency < 420000000)
708 cp = 5;
709 else if (tuner_frequency < 480000000)
710 cp = 6;
711 else if (tuner_frequency < 620000000)
712 cp = 3;
713 else if (tuner_frequency < 830000000)
714 cp = 5;
715 else if (tuner_frequency < 895000000)
716 cp = 7;
717 else
718 return -EINVAL;
719
720 // determine band
721 if (params->frequency < 49000000)
722 return -EINVAL;
723 else if (params->frequency < 161000000)
724 band = 1;
725 else if (params->frequency < 444000000)
726 band = 2;
727 else if (params->frequency < 861000000)
728 band = 4;
729 else
730 return -EINVAL;
731
732 // setup PLL filter
733 switch (params->u.ofdm.bandwidth) {
734 case BANDWIDTH_6_MHZ:
735 filter = 0;
736 break;
737
738 case BANDWIDTH_7_MHZ:
739 filter = 0;
740 break;
741
742 case BANDWIDTH_8_MHZ:
743 filter = 1;
744 break;
745
746 default:
747 return -EINVAL;
748 }
749
750 // calculate divisor
751 // ((36166000+((1000000/6)/2)) + Finput)/(1000000/6)
752 tuner_frequency = (((params->frequency / 1000) * 6) + 217496) / 1000;
753
754 // setup tuner buffer
755 tuner_buf[0] = (tuner_frequency >> 8) & 0x7f;
756 tuner_buf[1] = tuner_frequency & 0xff;
757 tuner_buf[2] = 0xca;
758 tuner_buf[3] = (cp << 5) | (filter << 3) | band;
759
dea74869
PB		 760 if (fe->ops.i2c_gate_ctrl)
761 fe->ops.i2c_gate_ctrl(fe, 1);
1da177e4
LT		 762 if (i2c_transfer(&budget->i2c_adap, &tuner_msg, 1) != 1)
763 return -EIO;
764
765 msleep(1);
766 return 0;
767}
768
769static int philips_tu1216_request_firmware(struct dvb_frontend *fe,
770 const struct firmware **fw, char *name)
771{
772 struct budget *budget = (struct budget *) fe->dvb->priv;
773
774 return request_firmware(fw, name, &budget->dev->pci->dev);
775}
776
777static struct tda1004x_config philips_tu1216_config = {
778
779 .demod_address = 0x8,
780 .invert = 1,
781 .invert_oclk = 1,
ecb60deb
HH		 782 .xtal_freq = TDA10046_XTAL_4M,
783 .agc_config = TDA10046_AGC_DEFAULT,
784 .if_freq = TDA10046_FREQ_3617,
1da177e4
LT		 785 .request_firmware = philips_tu1216_request_firmware,
786};
787
f8bf134d
RP		 788static u8 philips_sd1878_inittab[] = {
789 0x01, 0x15,
790 0x02, 0x30,
791 0x03, 0x00,
792 0x04, 0x7d,
793 0x05, 0x35,
794 0x06, 0x40,
795 0x07, 0x00,
796 0x08, 0x43,
797 0x09, 0x02,
798 0x0C, 0x51,
799 0x0D, 0x82,
800 0x0E, 0x23,
801 0x10, 0x3f,
802 0x11, 0x84,
803 0x12, 0xb9,
804 0x15, 0xc9,
805 0x16, 0x19,
806 0x17, 0x8c,
807 0x18, 0x59,
808 0x19, 0xf8,
809 0x1a, 0xfe,
810 0x1c, 0x7f,
811 0x1d, 0x00,
812 0x1e, 0x00,
813 0x1f, 0x50,
814 0x20, 0x00,
815 0x21, 0x00,
816 0x22, 0x00,
817 0x23, 0x00,
818 0x28, 0x00,
819 0x29, 0x28,
820 0x2a, 0x14,
821 0x2b, 0x0f,
822 0x2c, 0x09,
823 0x2d, 0x09,
824 0x31, 0x1f,
825 0x32, 0x19,
826 0x33, 0xfc,
827 0x34, 0x93,
828 0xff, 0xff
829};
830
f8bf134d
RP		 831static int philips_sd1878_ci_set_symbol_rate(struct dvb_frontend *fe,
832 u32 srate, u32 ratio)
833{
834 u8 aclk = 0;
835 u8 bclk = 0;
836 u8 m1;
837
838 aclk = 0xb5;
839 if (srate < 2000000)
840 bclk = 0x86;
841 else if (srate < 5000000)
842 bclk = 0x89;
843 else if (srate < 15000000)
844 bclk = 0x8f;
845 else if (srate < 45000000)
846 bclk = 0x95;
847
848 m1 = 0x14;
849 if (srate < 4000000)
850 m1 = 0x10;
851
852 stv0299_writereg(fe, 0x0e, 0x23);
853 stv0299_writereg(fe, 0x0f, 0x94);
854 stv0299_writereg(fe, 0x10, 0x39);
855 stv0299_writereg(fe, 0x13, aclk);
856 stv0299_writereg(fe, 0x14, bclk);
857 stv0299_writereg(fe, 0x15, 0xc9);
858 stv0299_writereg(fe, 0x1f, (ratio >> 16) & 0xff);
859 stv0299_writereg(fe, 0x20, (ratio >> 8) & 0xff);
860 stv0299_writereg(fe, 0x21, (ratio) & 0xf0);
861 stv0299_writereg(fe, 0x0f, 0x80 | m1);
862
863 return 0;
864}
865
866static struct stv0299_config philips_sd1878_config = {
867 .demod_address = 0x68,
5c1208ba 868 .inittab = philips_sd1878_inittab,
f8bf134d
RP		 869 .mclk = 88000000UL,
870 .invert = 0,
871 .skip_reinit = 0,
872 .lock_output = STV0229_LOCKOUTPUT_1,
873 .volt13_op0_op1 = STV0299_VOLT13_OP0,
874 .min_delay_ms = 100,
875 .set_symbol_rate = philips_sd1878_ci_set_symbol_rate,
f8bf134d 876};
1da177e4
LT		 877
878static u8 read_pwm(struct budget_av *budget_av)
879{
880 u8 b = 0xff;
881 u8 pwm;
882 struct i2c_msg msg[] = { {.addr = 0x50,.flags = 0,.buf = &b,.len = 1},
883 {.addr = 0x50,.flags = I2C_M_RD,.buf = &pwm,.len = 1}
884 };
885
886 if ((i2c_transfer(&budget_av->budget.i2c_adap, msg, 2) != 2)
887 || (pwm == 0xff))
888 pwm = 0x48;
889
890 return pwm;
891}
892
aa323ac8
HB		 893#define SUBID_DVBS_KNC1 0x0010
894#define SUBID_DVBS_KNC1_PLUS 0x0011
895#define SUBID_DVBS_TYPHOON 0x4f56
896#define SUBID_DVBS_CINERGY1200 0x1154
897#define SUBID_DVBS_CYNERGY1200N 0x1155
898#define SUBID_DVBS_TV_STAR 0x0014
899#define SUBID_DVBS_TV_STAR_CI 0x0016
900#define SUBID_DVBS_EASYWATCH_1 0x001a
f72ce644 901#define SUBID_DVBS_EASYWATCH_2 0x001b
aa323ac8
HB		 902#define SUBID_DVBS_EASYWATCH 0x001e
903
904#define SUBID_DVBC_EASYWATCH 0x002a
905#define SUBID_DVBC_EASYWATCH_MK3 0x002c
906#define SUBID_DVBC_KNC1 0x0020
907#define SUBID_DVBC_KNC1_PLUS 0x0021
908#define SUBID_DVBC_KNC1_MK3 0x0022
909#define SUBID_DVBC_KNC1_PLUS_MK3 0x0023
910#define SUBID_DVBC_CINERGY1200 0x1156
911#define SUBID_DVBC_CINERGY1200_MK3 0x1176
912
913#define SUBID_DVBT_KNC1_PLUS 0x0031
914#define SUBID_DVBT_KNC1 0x0030
915#define SUBID_DVBT_CINERGY1200 0x1157
1da177e4
LT		 916
917static void frontend_init(struct budget_av *budget_av)
918{
b82a96a7
JS		 919 struct saa7146_dev * saa = budget_av->budget.dev;
920 struct dvb_frontend * fe = NULL;
921
473f5427
AQ		 922 /* Enable / PowerON Frontend */
923 saa7146_setgpio(saa, 0, SAA7146_GPIO_OUTLO);
924
740cf9e1
HB		 925 /* Wait for PowerON */
926 msleep(100);
927
473f5427 928 /* additional setup necessary for the PLUS cards */
b82a96a7
JS		 929 switch (saa->pci->subsystem_device) {
930 case SUBID_DVBS_KNC1_PLUS:
931 case SUBID_DVBC_KNC1_PLUS:
932 case SUBID_DVBT_KNC1_PLUS:
c01d1e48 933 case SUBID_DVBC_EASYWATCH:
aa323ac8 934 case SUBID_DVBC_KNC1_PLUS_MK3:
b82a96a7 935 saa7146_setgpio(saa, 3, SAA7146_GPIO_OUTHI);
1da177e4 936 break;
b82a96a7
JS		 937 }
938
939 switch (saa->pci->subsystem_device) {
940
941 case SUBID_DVBS_KNC1:
4e318bef 942 case SUBID_DVBS_KNC1_PLUS:
60110ce2 943 case SUBID_DVBS_EASYWATCH_1:
effa791c 944 if (saa->pci->subsystem_vendor == 0x1894) {
2bfe031d 945 fe = dvb_attach(stv0299_attach, &cinergy_1200s_1894_0010_config,
effa791c 946 &budget_av->budget.i2c_adap);
e87d41c4 947 if (fe) {
1c72cfdc 948 dvb_attach(tua6100_attach, fe, 0x60, &budget_av->budget.i2c_adap);
e87d41c4 949 }
effa791c 950 } else {
2bfe031d 951 fe = dvb_attach(stv0299_attach, &typhoon_config,
effa791c 952 &budget_av->budget.i2c_adap);
e87d41c4 953 if (fe) {
dea74869 954 fe->ops.tuner_ops.set_params = philips_su1278_ty_ci_tuner_set_params;
e87d41c4 955 }
effa791c
AQ		 956 }
957 break;
958
f8bf134d
RP		 959 case SUBID_DVBS_TV_STAR:
960 case SUBID_DVBS_TV_STAR_CI:
961 case SUBID_DVBS_CYNERGY1200N:
36f4f334 962 case SUBID_DVBS_EASYWATCH:
f72ce644 963 case SUBID_DVBS_EASYWATCH_2:
2bfe031d 964 fe = dvb_attach(stv0299_attach, &philips_sd1878_config,
f8bf134d 965 &budget_av->budget.i2c_adap);
e87d41c4 966 if (fe) {
9b98fd28
MK		 967 dvb_attach(dvb_pll_attach, fe, 0x60,
968 &budget_av->budget.i2c_adap,
47a9991e 969 DVB_PLL_PHILIPS_SD1878_TDA8261);
e87d41c4 970 }
f8bf134d
RP		 971 break;
972
b82a96a7 973 case SUBID_DVBS_TYPHOON:
2bfe031d 974 fe = dvb_attach(stv0299_attach, &typhoon_config,
b82a96a7 975 &budget_av->budget.i2c_adap);
e87d41c4 976 if (fe) {
dea74869 977 fe->ops.tuner_ops.set_params = philips_su1278_ty_ci_tuner_set_params;
e87d41c4 978 }
1da177e4
LT		 979 break;
980
b82a96a7 981 case SUBID_DVBS_CINERGY1200:
2bfe031d 982 fe = dvb_attach(stv0299_attach, &cinergy_1200s_config,
b82a96a7 983 &budget_av->budget.i2c_adap);
e87d41c4 984 if (fe) {
dea74869 985 fe->ops.tuner_ops.set_params = philips_su1278_ty_ci_tuner_set_params;
e87d41c4 986 }
1da177e4
LT		 987 break;
988
b82a96a7
JS		 989 case SUBID_DVBC_KNC1:
990 case SUBID_DVBC_KNC1_PLUS:
5c1208ba 991 case SUBID_DVBC_CINERGY1200:
c01d1e48 992 case SUBID_DVBC_EASYWATCH:
5c1208ba 993 budget_av->reinitialise_demod = 1;
aa323ac8 994 budget_av->budget.dev->i2c_bitrate = SAA7146_I2C_BUS_BIT_RATE_240;
2bfe031d 995 fe = dvb_attach(tda10021_attach, &philips_cu1216_config,
b82a96a7
JS		 996 &budget_av->budget.i2c_adap,
997 read_pwm(budget_av));
61cebe9d
AQ		 998 if (fe == NULL)
999 fe = dvb_attach(tda10021_attach, &philips_cu1216_config_altaddress,
1000 &budget_av->budget.i2c_adap,
1001 read_pwm(budget_av));
e87d41c4 1002 if (fe) {
dea74869 1003 fe->ops.tuner_ops.set_params = philips_cu1216_tuner_set_params;
e87d41c4 1004 }
1da177e4
LT		 1005 break;
1006
aa323ac8
HB		 1007 case SUBID_DVBC_EASYWATCH_MK3:
1008 case SUBID_DVBC_CINERGY1200_MK3:
1009 case SUBID_DVBC_KNC1_MK3:
1010 case SUBID_DVBC_KNC1_PLUS_MK3:
1011 budget_av->reinitialise_demod = 1;
1012 budget_av->budget.dev->i2c_bitrate = SAA7146_I2C_BUS_BIT_RATE_240;
1013 fe = dvb_attach(tda10023_attach, &philips_cu1216_config,
1014 &budget_av->budget.i2c_adap,
1015 read_pwm(budget_av));
1016 if (fe) {
1017 fe->ops.tuner_ops.set_params = philips_cu1216_tuner_set_params;
1018 }
1019 break;
1020
b82a96a7
JS		 1021 case SUBID_DVBT_KNC1:
1022 case SUBID_DVBT_KNC1_PLUS:
b82a96a7 1023 case SUBID_DVBT_CINERGY1200:
5c1208ba 1024 budget_av->reinitialise_demod = 1;
2bfe031d 1025 fe = dvb_attach(tda10046_attach, &philips_tu1216_config,
b82a96a7 1026 &budget_av->budget.i2c_adap);
6b3ccab7 1027 if (fe) {
dea74869
PB		 1028 fe->ops.tuner_ops.init = philips_tu1216_tuner_init;
1029 fe->ops.tuner_ops.set_params = philips_tu1216_tuner_set_params;
6b3ccab7 1030 }
1da177e4
LT		 1031 break;
1032 }
1033
b82a96a7
JS		 1034 if (fe == NULL) {
1035 printk(KERN_ERR "budget-av: A frontend driver was not found "
1036 "for device %04x/%04x subsystem %04x/%04x\n",
1037 saa->pci->vendor,
1038 saa->pci->device,
1039 saa->pci->subsystem_vendor,
1040 saa->pci->subsystem_device);
1041 return;
1042 }
1043
1044 budget_av->budget.dvb_frontend = fe;
1045
1046 if (dvb_register_frontend(&budget_av->budget.dvb_adapter,
1047 budget_av->budget.dvb_frontend)) {
1048 printk(KERN_ERR "budget-av: Frontend registration failed!\n");
f52a838b 1049 dvb_frontend_detach(budget_av->budget.dvb_frontend);
b82a96a7 1050 budget_av->budget.dvb_frontend = NULL;
1da177e4
LT		 1051 }
1052}
1053
1054
1055static void budget_av_irq(struct saa7146_dev *dev, u32 * isr)
1056{
1057 struct budget_av *budget_av = (struct budget_av *) dev->ext_priv;
1058
1059 dprintk(8, "dev: %p, budget_av: %p\n", dev, budget_av);
1060
1061 if (*isr & MASK_10)
1062 ttpci_budget_irq10_handler(dev, isr);
1063}
1064
1065static int budget_av_detach(struct saa7146_dev *dev)
1066{
1067 struct budget_av *budget_av = (struct budget_av *) dev->ext_priv;
1068 int err;
1069
1070 dprintk(2, "dev: %p\n", dev);
1071
1072 if (1 == budget_av->has_saa7113) {
1073 saa7146_setgpio(dev, 0, SAA7146_GPIO_OUTLO);
1074
1075 msleep(200);
1076
1077 saa7146_unregister_device(&budget_av->vd, dev);
716a4e33
MS		 1078
1079 saa7146_vv_release(dev);
1da177e4
LT		 1080 }
1081
1082 if (budget_av->budget.ci_present)
1083 ciintf_deinit(budget_av);
1084
2bfe031d 1085 if (budget_av->budget.dvb_frontend != NULL) {
1da177e4 1086 dvb_unregister_frontend(budget_av->budget.dvb_frontend);
f52a838b 1087 dvb_frontend_detach(budget_av->budget.dvb_frontend);
2bfe031d 1088 }
1da177e4
LT		 1089 err = ttpci_budget_deinit(&budget_av->budget);
1090
1091 kfree(budget_av);
1092
1093 return err;
1094}
1095
1096static struct saa7146_ext_vv vv_data;
1097
1098static int budget_av_attach(struct saa7146_dev *dev, struct saa7146_pci_extension_data *info)
1099{
1100 struct budget_av *budget_av;
1101 u8 *mac;
1102 int err;
1103
1104 dprintk(2, "dev: %p\n", dev);
1105
7408187d 1106 if (!(budget_av = kzalloc(sizeof(struct budget_av), GFP_KERNEL)))
1da177e4
LT		 1107 return -ENOMEM;
1108
b82a96a7 1109 budget_av->has_saa7113 = 0;
1da177e4
LT		 1110 budget_av->budget.ci_present = 0;
1111
1112 dev->ext_priv = budget_av;
1113
1114 if ((err = ttpci_budget_init(&budget_av->budget, dev, info, THIS_MODULE))) {
1115 kfree(budget_av);
1116 return err;
1117 }
1118
1119 /* knc1 initialization */
1120 saa7146_write(dev, DD1_STREAM_B, 0x04000000);
1121 saa7146_write(dev, DD1_INIT, 0x07000600);
1122 saa7146_write(dev, MC2, MASK_09 | MASK_25 | MASK_10 | MASK_26);
1123
b82a96a7 1124 if (saa7113_init(budget_av) == 0) {
1da177e4
LT		 1125 budget_av->has_saa7113 = 1;
1126
1127 if (0 != saa7146_vv_init(dev, &vv_data)) {
1128 /* fixme: proper cleanup here */
1129 ERR(("cannot init vv subsystem.\n"));
1130 return err;
1131 }
1132
1133 if ((err = saa7146_register_device(&budget_av->vd, dev, "knc1", VFL_TYPE_GRABBER))) {
1134 /* fixme: proper cleanup here */
1135 ERR(("cannot register capture v4l2 device.\n"));
716a4e33 1136 saa7146_vv_release(dev);
1da177e4
LT		 1137 return err;
1138 }
1139
1140 /* beware: this modifies dev->vv ... */
1141 saa7146_set_hps_source_and_sync(dev, SAA7146_HPS_SOURCE_PORT_A,
1142 SAA7146_HPS_SYNC_PORT_A);
1143
1144 saa7113_setinput(budget_av, 0);
1da177e4
LT		 1145 }
1146
1147 /* fixme: find some sane values here... */
1148 saa7146_write(dev, PCI_BT_V1, 0x1c00101f);
1149
fdc53a6d 1150 mac = budget_av->budget.dvb_adapter.proposed_mac;
1da177e4 1151 if (i2c_readregs(&budget_av->budget.i2c_adap, 0xa0, 0x30, mac, 6)) {
b82a96a7 1152 printk(KERN_ERR "KNC1-%d: Could not read MAC from KNC1 card\n",
fdc53a6d 1153 budget_av->budget.dvb_adapter.num);
1da177e4
LT		 1154 memset(mac, 0, 6);
1155 } else {
b82a96a7 1156 printk(KERN_INFO "KNC1-%d: MAC addr = %.2x:%.2x:%.2x:%.2x:%.2x:%.2x\n",
fdc53a6d 1157 budget_av->budget.dvb_adapter.num,
1da177e4
LT		 1158 mac[0], mac[1], mac[2], mac[3], mac[4], mac[5]);
1159 }
1160
fdc53a6d 1161 budget_av->budget.dvb_adapter.priv = budget_av;
1da177e4 1162 frontend_init(budget_av);
c5e768a1 1163 ciintf_init(budget_av);
32e4c3a5
OE		 1164
1165 ttpci_budget_init_hooks(&budget_av->budget);
1166
1da177e4
LT		 1167 return 0;
1168}
1169
1170#define KNC1_INPUTS 2
1171static struct v4l2_input knc1_inputs[KNC1_INPUTS] = {
1172 {0, "Composite", V4L2_INPUT_TYPE_TUNER, 1, 0, V4L2_STD_PAL_BG | V4L2_STD_NTSC_M, 0},
1173 {1, "S-Video", V4L2_INPUT_TYPE_CAMERA, 2, 0, V4L2_STD_PAL_BG | V4L2_STD_NTSC_M, 0},
1174};
1175
1176static struct saa7146_extension_ioctls ioctls[] = {
1177 {VIDIOC_ENUMINPUT, SAA7146_EXCLUSIVE},
1178 {VIDIOC_G_INPUT, SAA7146_EXCLUSIVE},
1179 {VIDIOC_S_INPUT, SAA7146_EXCLUSIVE},
1180 {0, 0}
1181};
1182
1183static int av_ioctl(struct saa7146_fh *fh, unsigned int cmd, void *arg)
1184{
1185 struct saa7146_dev *dev = fh->dev;
1186 struct budget_av *budget_av = (struct budget_av *) dev->ext_priv;
1187
1188 switch (cmd) {
1189 case VIDIOC_ENUMINPUT:{
1190 struct v4l2_input *i = arg;
1191
1192 dprintk(1, "VIDIOC_ENUMINPUT %d.\n", i->index);
1193 if (i->index < 0 || i->index >= KNC1_INPUTS) {
1194 return -EINVAL;
1195 }
1196 memcpy(i, &knc1_inputs[i->index], sizeof(struct v4l2_input));
1197 return 0;
1198 }
1199 case VIDIOC_G_INPUT:{
1200 int *input = (int *) arg;
1201
1202 *input = budget_av->cur_input;
1203
1204 dprintk(1, "VIDIOC_G_INPUT %d.\n", *input);
1205 return 0;
1206 }
1207 case VIDIOC_S_INPUT:{
1208 int input = *(int *) arg;
1209 dprintk(1, "VIDIOC_S_INPUT %d.\n", input);
1210 return saa7113_setinput(budget_av, input);
1211 }
1212 default:
1213 return -ENOIOCTLCMD;
1214 }
1215 return 0;
1216}
1217
1218static struct saa7146_standard standard[] = {
1219 {.name = "PAL",.id = V4L2_STD_PAL,
1220 .v_offset = 0x17,.v_field = 288,
1221 .h_offset = 0x14,.h_pixels = 680,
1222 .v_max_out = 576,.h_max_out = 768 },
1223
1224 {.name = "NTSC",.id = V4L2_STD_NTSC,
1225 .v_offset = 0x16,.v_field = 240,
1226 .h_offset = 0x06,.h_pixels = 708,
1227 .v_max_out = 480,.h_max_out = 640, },
1228};
1229
1230static struct saa7146_ext_vv vv_data = {
1231 .inputs = 2,
1232 .capabilities = 0, // perhaps later: V4L2_CAP_VBI_CAPTURE, but that need tweaking with the saa7113
1233 .flags = 0,
1234 .stds = &standard[0],
1235 .num_stds = sizeof(standard) / sizeof(struct saa7146_standard),
1236 .ioctls = &ioctls[0],
1237 .ioctl = av_ioctl,
1238};
1239
1240static struct saa7146_extension budget_extension;
1241
1242MAKE_BUDGET_INFO(knc1s, "KNC1 DVB-S", BUDGET_KNC1S);
1243MAKE_BUDGET_INFO(knc1c, "KNC1 DVB-C", BUDGET_KNC1C);
1244MAKE_BUDGET_INFO(knc1t, "KNC1 DVB-T", BUDGET_KNC1T);
f8bf134d 1245MAKE_BUDGET_INFO(kncxs, "KNC TV STAR DVB-S", BUDGET_TVSTAR);
36f4f334 1246MAKE_BUDGET_INFO(satewpls, "Satelco EasyWatch DVB-S light", BUDGET_TVSTAR);
60110ce2 1247MAKE_BUDGET_INFO(satewpls1, "Satelco EasyWatch DVB-S light", BUDGET_KNC1S);
f72ce644 1248MAKE_BUDGET_INFO(satewps, "Satelco EasyWatch DVB-S", BUDGET_KNC1S);
c01d1e48 1249MAKE_BUDGET_INFO(satewplc, "Satelco EasyWatch DVB-C", BUDGET_KNC1CP);
aa323ac8 1250MAKE_BUDGET_INFO(satewcmk3, "Satelco EasyWatch DVB-C MK3", BUDGET_KNC1C_MK3);
2d4f2c2e
JS		 1251MAKE_BUDGET_INFO(knc1sp, "KNC1 DVB-S Plus", BUDGET_KNC1SP);
1252MAKE_BUDGET_INFO(knc1cp, "KNC1 DVB-C Plus", BUDGET_KNC1CP);
aa323ac8
HB		 1253MAKE_BUDGET_INFO(knc1cmk3, "KNC1 DVB-C MK3", BUDGET_KNC1C_MK3);
1254MAKE_BUDGET_INFO(knc1cpmk3, "KNC1 DVB-C Plus MK3", BUDGET_KNC1CP_MK3);
2d4f2c2e 1255MAKE_BUDGET_INFO(knc1tp, "KNC1 DVB-T Plus", BUDGET_KNC1TP);
1da177e4 1256MAKE_BUDGET_INFO(cin1200s, "TerraTec Cinergy 1200 DVB-S", BUDGET_CIN1200S);
f8bf134d 1257MAKE_BUDGET_INFO(cin1200sn, "TerraTec Cinergy 1200 DVB-S", BUDGET_CIN1200S);
1da177e4 1258MAKE_BUDGET_INFO(cin1200c, "Terratec Cinergy 1200 DVB-C", BUDGET_CIN1200C);
aa323ac8 1259MAKE_BUDGET_INFO(cin1200cmk3, "Terratec Cinergy 1200 DVB-C MK3", BUDGET_CIN1200C_MK3);
1da177e4
LT		 1260MAKE_BUDGET_INFO(cin1200t, "Terratec Cinergy 1200 DVB-T", BUDGET_CIN1200T);
1261
1262static struct pci_device_id pci_tbl[] = {
1263 MAKE_EXTENSION_PCI(knc1s, 0x1131, 0x4f56),
2d4f2c2e 1264 MAKE_EXTENSION_PCI(knc1s, 0x1131, 0x0010),
effa791c 1265 MAKE_EXTENSION_PCI(knc1s, 0x1894, 0x0010),
2d4f2c2e 1266 MAKE_EXTENSION_PCI(knc1sp, 0x1131, 0x0011),
4e318bef 1267 MAKE_EXTENSION_PCI(knc1sp, 0x1894, 0x0011),
f8bf134d
RP		 1268 MAKE_EXTENSION_PCI(kncxs, 0x1894, 0x0014),
1269 MAKE_EXTENSION_PCI(kncxs, 0x1894, 0x0016),
36f4f334 1270 MAKE_EXTENSION_PCI(satewpls, 0x1894, 0x001e),
60110ce2 1271 MAKE_EXTENSION_PCI(satewpls1, 0x1894, 0x001a),
f72ce644 1272 MAKE_EXTENSION_PCI(satewps, 0x1894, 0x001b),
c01d1e48 1273 MAKE_EXTENSION_PCI(satewplc, 0x1894, 0x002a),
aa323ac8 1274 MAKE_EXTENSION_PCI(satewcmk3, 0x1894, 0x002c),
1da177e4 1275 MAKE_EXTENSION_PCI(knc1c, 0x1894, 0x0020),
2d4f2c2e 1276 MAKE_EXTENSION_PCI(knc1cp, 0x1894, 0x0021),
aa323ac8
HB		 1277 MAKE_EXTENSION_PCI(knc1cmk3, 0x1894, 0x0022),
1278 MAKE_EXTENSION_PCI(knc1cpmk3, 0x1894, 0x0023),
1da177e4 1279 MAKE_EXTENSION_PCI(knc1t, 0x1894, 0x0030),
2d4f2c2e 1280 MAKE_EXTENSION_PCI(knc1tp, 0x1894, 0x0031),
1da177e4 1281 MAKE_EXTENSION_PCI(cin1200s, 0x153b, 0x1154),
f8bf134d 1282 MAKE_EXTENSION_PCI(cin1200sn, 0x153b, 0x1155),
1da177e4 1283 MAKE_EXTENSION_PCI(cin1200c, 0x153b, 0x1156),
aa323ac8 1284 MAKE_EXTENSION_PCI(cin1200cmk3, 0x153b, 0x1176),
1da177e4
LT		 1285 MAKE_EXTENSION_PCI(cin1200t, 0x153b, 0x1157),
1286 {
1287 .vendor = 0,
1288 }
1289};
1290
1291MODULE_DEVICE_TABLE(pci, pci_tbl);
1292
1293static struct saa7146_extension budget_extension = {
27b05fd2 1294 .name = "budget_av",
00c4cc67 1295 .flags = SAA7146_USE_I2C_IRQ,
69459f3d 1296
1da177e4
LT		 1297 .pci_tbl = pci_tbl,
1298
1299 .module = THIS_MODULE,
1300 .attach = budget_av_attach,
1301 .detach = budget_av_detach,
1302
1303 .irq_mask = MASK_10,
1304 .irq_func = budget_av_irq,
1305};
1306
1307static int __init budget_av_init(void)
1308{
1309 return saa7146_register_extension(&budget_extension);
1310}
1311
1312static void __exit budget_av_exit(void)
1313{
1314 saa7146_unregister_extension(&budget_extension);
1315}
1316
1317module_init(budget_av_init);
1318module_exit(budget_av_exit);
1319
1320MODULE_LICENSE("GPL");
1321MODULE_AUTHOR("Ralph Metzler, Marcus Metzler, Michael Hunold, others");
1322MODULE_DESCRIPTION("driver for the SAA7146 based so-called "
1323 "budget PCI DVB w/ analog input and CI-module (e.g. the KNC cards)");
Linux kernel - Deliverables
This page took 0.312391 seconds and 5 git commands to generate.