Commit | Line | Data |
---|---|---|
cae78ed5 | 1 | /* |
5de82fae | 2 | * Support for LG Electronics LGDT3304 and LGDT3305 - VSB/QAM |
cae78ed5 | 3 | * |
40ff540f | 4 | * Copyright (C) 2008, 2009, 2010 Michael Krufky <mkrufky@linuxtv.org> |
cae78ed5 MK |
5 | * |
6 | * This program is free software; you can redistribute it and/or modify | |
7 | * it under the terms of the GNU General Public License as published by | |
8 | * the Free Software Foundation; either version 2 of the License, or | |
9 | * (at your option) any later version. | |
10 | * | |
11 | * This program is distributed in the hope that it will be useful, | |
12 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
13 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
14 | * GNU General Public License for more details. | |
15 | * | |
16 | * You should have received a copy of the GNU General Public License | |
17 | * along with this program; if not, write to the Free Software | |
18 | * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. | |
19 | * | |
20 | */ | |
21 | ||
22 | #ifndef _LGDT3305_H_ | |
23 | #define _LGDT3305_H_ | |
24 | ||
782d8b74 | 25 | #include <linux/kconfig.h> |
cae78ed5 MK |
26 | #include <linux/i2c.h> |
27 | #include "dvb_frontend.h" | |
28 | ||
29 | ||
30 | enum lgdt3305_mpeg_mode { | |
31 | LGDT3305_MPEG_PARALLEL = 0, | |
32 | LGDT3305_MPEG_SERIAL = 1, | |
33 | }; | |
34 | ||
35 | enum lgdt3305_tp_clock_edge { | |
36 | LGDT3305_TPCLK_RISING_EDGE = 0, | |
37 | LGDT3305_TPCLK_FALLING_EDGE = 1, | |
38 | }; | |
39 | ||
27f7ef7c MIK |
40 | enum lgdt3305_tp_clock_mode { |
41 | LGDT3305_TPCLK_GATED = 0, | |
42 | LGDT3305_TPCLK_FIXED = 1, | |
43 | }; | |
44 | ||
cae78ed5 MK |
45 | enum lgdt3305_tp_valid_polarity { |
46 | LGDT3305_TP_VALID_LOW = 0, | |
47 | LGDT3305_TP_VALID_HIGH = 1, | |
48 | }; | |
49 | ||
804258c9 JW |
50 | enum lgdt_demod_chip_type { |
51 | LGDT3305 = 0, | |
52 | LGDT3304 = 1, | |
53 | }; | |
54 | ||
cae78ed5 MK |
55 | struct lgdt3305_config { |
56 | u8 i2c_addr; | |
57 | ||
58 | /* user defined IF frequency in KHz */ | |
59 | u16 qam_if_khz; | |
60 | u16 vsb_if_khz; | |
61 | ||
62 | /* AGC Power reference - defaults are used if left unset */ | |
63 | u16 usref_8vsb; /* default: 0x32c4 */ | |
64 | u16 usref_qam64; /* default: 0x5400 */ | |
65 | u16 usref_qam256; /* default: 0x2a80 */ | |
66 | ||
67 | /* disable i2c repeater - 0:repeater enabled 1:repeater disabled */ | |
1faea560 | 68 | unsigned int deny_i2c_rptr:1; |
cae78ed5 MK |
69 | |
70 | /* spectral inversion - 0:disabled 1:enabled */ | |
1faea560 | 71 | unsigned int spectral_inversion:1; |
cae78ed5 MK |
72 | |
73 | /* use RF AGC loop - 0:disabled 1:enabled */ | |
1faea560 | 74 | unsigned int rf_agc_loop:1; |
cae78ed5 MK |
75 | |
76 | enum lgdt3305_mpeg_mode mpeg_mode; | |
77 | enum lgdt3305_tp_clock_edge tpclk_edge; | |
27f7ef7c | 78 | enum lgdt3305_tp_clock_mode tpclk_mode; |
cae78ed5 | 79 | enum lgdt3305_tp_valid_polarity tpvalid_polarity; |
804258c9 | 80 | enum lgdt_demod_chip_type demod_chip; |
cae78ed5 MK |
81 | }; |
82 | ||
9b174527 | 83 | #if IS_REACHABLE(CONFIG_DVB_LGDT3305) |
cae78ed5 MK |
84 | extern |
85 | struct dvb_frontend *lgdt3305_attach(const struct lgdt3305_config *config, | |
86 | struct i2c_adapter *i2c_adap); | |
87 | #else | |
88 | static inline | |
89 | struct dvb_frontend *lgdt3305_attach(const struct lgdt3305_config *config, | |
90 | struct i2c_adapter *i2c_adap) | |
91 | { | |
92 | printk(KERN_WARNING "%s: driver disabled by Kconfig\n", __func__); | |
93 | return NULL; | |
94 | } | |
95 | #endif /* CONFIG_DVB_LGDT3305 */ | |
96 | ||
97 | #endif /* _LGDT3305_H_ */ |