projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge tag 'asm-generic-4.6' of git://git.kernel.org/pub/scm/linux/kernel/git/arnd...
[deliverable/linux.git] / drivers / media / dvb-frontends / m88rs2000.c
CommitLineData
ae8dc8ee
MP		 1/*
2 Driver for M88RS2000 demodulator and tuner
3
4 Copyright (C) 2012 Malcolm Priestley (tvboxspy@gmail.com)
5 Beta Driver
6
7 Include various calculation code from DS3000 driver.
8 Copyright (C) 2009 Konstantin Dimitrov.
9
10 This program is free software; you can redistribute it and/or modify
11 it under the terms of the GNU General Public License as published by
12 the Free Software Foundation; either version 2 of the License, or
13 (at your option) any later version.
14
15 This program is distributed in the hope that it will be useful,
16 but WITHOUT ANY WARRANTY; without even the implied warranty of
17 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 GNU General Public License for more details.
19
20 You should have received a copy of the GNU General Public License
21 along with this program; if not, write to the Free Software
22 Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
23
24*/
25#include <linux/init.h>
26#include <linux/module.h>
27#include <linux/device.h>
28#include <linux/jiffies.h>
29#include <linux/string.h>
30#include <linux/slab.h>
31#include <linux/types.h>
32
33
34#include "dvb_frontend.h"
35#include "m88rs2000.h"
36
37struct m88rs2000_state {
38 struct i2c_adapter *i2c;
39 const struct m88rs2000_config *config;
40 struct dvb_frontend frontend;
41 u8 no_lock_count;
42 u32 tuner_frequency;
43 u32 symbol_rate;
0df289a2 44 enum fe_code_rate fec_inner;
ae8dc8ee
MP		 45 u8 tuner_level;
46 int errmode;
47};
48
49static int m88rs2000_debug;
50
51module_param_named(debug, m88rs2000_debug, int, 0644);
52MODULE_PARM_DESC(debug, "set debugging level (1=info (or-able)).");
53
54#define dprintk(level, args...) do { \
55 if (level & m88rs2000_debug) \
56 printk(KERN_DEBUG "m88rs2000-fe: " args); \
57} while (0)
58
59#define deb_info(args...) dprintk(0x01, args)
60#define info(format, arg...) \
61 printk(KERN_INFO "m88rs2000-fe: " format "\n" , ## arg)
62
b858c331 63static int m88rs2000_writereg(struct m88rs2000_state *state,
ae8dc8ee
MP		 64 u8 reg, u8 data)
65{
66 int ret;
ae8dc8ee
MP		 67 u8 buf[] = { reg, data };
68 struct i2c_msg msg = {
b858c331 69 .addr = state->config->demod_addr,
ae8dc8ee
MP		 70 .flags = 0,
71 .buf = buf,
72 .len = 2
73 };
74
75 ret = i2c_transfer(state->i2c, &msg, 1);
76
77 if (ret != 1)
78 deb_info("%s: writereg error (reg == 0x%02x, val == 0x%02x, "
79 "ret == %i)\n", __func__, reg, data, ret);
80
81 return (ret != 1) ? -EREMOTEIO : 0;
82}
83
b858c331 84static u8 m88rs2000_readreg(struct m88rs2000_state *state, u8 reg)
ae8dc8ee
MP		 85{
86 int ret;
87 u8 b0[] = { reg };
88 u8 b1[] = { 0 };
b858c331 89
ae8dc8ee
MP		 90 struct i2c_msg msg[] = {
91 {
b858c331 92 .addr = state->config->demod_addr,
ae8dc8ee
MP		 93 .flags = 0,
94 .buf = b0,
95 .len = 1
96 }, {
b858c331 97 .addr = state->config->demod_addr,
ae8dc8ee
MP		 98 .flags = I2C_M_RD,
99 .buf = b1,
100 .len = 1
101 }
102 };
103
104 ret = i2c_transfer(state->i2c, msg, 2);
105
106 if (ret != 2)
107 deb_info("%s: readreg error (reg == 0x%02x, ret == %i)\n",
108 __func__, reg, ret);
109
110 return b1[0];
111}
112
06af15d1
MP		 113static u32 m88rs2000_get_mclk(struct dvb_frontend *fe)
114{
115 struct m88rs2000_state *state = fe->demodulator_priv;
116 u32 mclk;
117 u8 reg;
118 /* Must not be 0x00 or 0xff */
119 reg = m88rs2000_readreg(state, 0x86);
120 if (!reg || reg == 0xff)
121 return 0;
122
123 reg /= 2;
124 reg += 1;
125
126 mclk = (u32)(reg * RS2000_FE_CRYSTAL_KHZ + 28 / 2) / 28;
127
128 return mclk;
129}
130
131static int m88rs2000_set_carrieroffset(struct dvb_frontend *fe, s16 offset)
132{
133 struct m88rs2000_state *state = fe->demodulator_priv;
134 u32 mclk;
135 s32 tmp;
136 u8 reg;
137 int ret;
138
139 mclk = m88rs2000_get_mclk(fe);
140 if (!mclk)
141 return -EINVAL;
142
143 tmp = (offset * 4096 + (s32)mclk / 2) / (s32)mclk;
144 if (tmp < 0)
145 tmp += 4096;
146
147 /* Carrier Offset */
148 ret = m88rs2000_writereg(state, 0x9c, (u8)(tmp >> 4));
149
150 reg = m88rs2000_readreg(state, 0x9d);
151 reg &= 0xf;
152 reg |= (u8)(tmp & 0xf) << 4;
153
154 ret |= m88rs2000_writereg(state, 0x9d, reg);
155
156 return ret;
157}
158
ae8dc8ee
MP		 159static int m88rs2000_set_symbolrate(struct dvb_frontend *fe, u32 srate)
160{
161 struct m88rs2000_state *state = fe->demodulator_priv;
162 int ret;
dd4491df
MP		 163 u64 temp;
164 u32 mclk;
ae8dc8ee
MP		 165 u8 b[3];
166
167 if ((srate < 1000000) || (srate > 45000000))
168 return -EINVAL;
169
dd4491df
MP		 170 mclk = m88rs2000_get_mclk(fe);
171 if (!mclk)
172 return -EINVAL;
173
ae8dc8ee 174 temp = srate / 1000;
dd4491df
MP		 175 temp *= 1 << 24;
176
177 do_div(temp, mclk);
ae8dc8ee
MP		 178
179 b[0] = (u8) (temp >> 16) & 0xff;
180 b[1] = (u8) (temp >> 8) & 0xff;
181 b[2] = (u8) temp & 0xff;
dd4491df 182
b858c331
IL		 183 ret = m88rs2000_writereg(state, 0x93, b[2]);
184 ret |= m88rs2000_writereg(state, 0x94, b[1]);
185 ret |= m88rs2000_writereg(state, 0x95, b[0]);
ae8dc8ee 186
dd4491df
MP		 187 if (srate > 10000000)
188 ret |= m88rs2000_writereg(state, 0xa0, 0x20);
189 else
190 ret |= m88rs2000_writereg(state, 0xa0, 0x60);
191
192 ret |= m88rs2000_writereg(state, 0xa1, 0xe0);
193
194 if (srate > 12000000)
195 ret |= m88rs2000_writereg(state, 0xa3, 0x20);
196 else if (srate > 2800000)
197 ret |= m88rs2000_writereg(state, 0xa3, 0x98);
198 else
199 ret |= m88rs2000_writereg(state, 0xa3, 0x90);
200
ae8dc8ee
MP		 201 deb_info("m88rs2000: m88rs2000_set_symbolrate\n");
202 return ret;
203}
204
205static int m88rs2000_send_diseqc_msg(struct dvb_frontend *fe,
206 struct dvb_diseqc_master_cmd *m)
207{
208 struct m88rs2000_state *state = fe->demodulator_priv;
209
210 int i;
211 u8 reg;
212 deb_info("%s\n", __func__);
b858c331
IL		 213 m88rs2000_writereg(state, 0x9a, 0x30);
214 reg = m88rs2000_readreg(state, 0xb2);
ae8dc8ee 215 reg &= 0x3f;
b858c331 216 m88rs2000_writereg(state, 0xb2, reg);
ae8dc8ee 217 for (i = 0; i < m->msg_len; i++)
b858c331 218 m88rs2000_writereg(state, 0xb3 + i, m->msg[i]);
ae8dc8ee 219
b858c331 220 reg = m88rs2000_readreg(state, 0xb1);
ae8dc8ee
MP		 221 reg &= 0x87;
222 reg |= ((m->msg_len - 1) << 3) | 0x07;
223 reg &= 0x7f;
b858c331 224 m88rs2000_writereg(state, 0xb1, reg);
ae8dc8ee
MP		 225
226 for (i = 0; i < 15; i++) {
b858c331 227 if ((m88rs2000_readreg(state, 0xb1) & 0x40) == 0x0)
ae8dc8ee
MP		 228 break;
229 msleep(20);
230 }
231
b858c331 232 reg = m88rs2000_readreg(state, 0xb1);
ae8dc8ee
MP		 233 if ((reg & 0x40) > 0x0) {
234 reg &= 0x7f;
235 reg |= 0x40;
b858c331 236 m88rs2000_writereg(state, 0xb1, reg);
ae8dc8ee
MP		 237 }
238
b858c331 239 reg = m88rs2000_readreg(state, 0xb2);
ae8dc8ee
MP		 240 reg &= 0x3f;
241 reg |= 0x80;
b858c331
IL		 242 m88rs2000_writereg(state, 0xb2, reg);
243 m88rs2000_writereg(state, 0x9a, 0xb0);
ae8dc8ee
MP		 244
245
246 return 0;
247}
248
249static int m88rs2000_send_diseqc_burst(struct dvb_frontend *fe,
0df289a2 250 enum fe_sec_mini_cmd burst)
ae8dc8ee
MP		 251{
252 struct m88rs2000_state *state = fe->demodulator_priv;
253 u8 reg0, reg1;
254 deb_info("%s\n", __func__);
b858c331 255 m88rs2000_writereg(state, 0x9a, 0x30);
ae8dc8ee 256 msleep(50);
b858c331
IL		 257 reg0 = m88rs2000_readreg(state, 0xb1);
258 reg1 = m88rs2000_readreg(state, 0xb2);
593a2ce0 259 /* TODO complete this section */
b858c331
IL		 260 m88rs2000_writereg(state, 0xb2, reg1);
261 m88rs2000_writereg(state, 0xb1, reg0);
262 m88rs2000_writereg(state, 0x9a, 0xb0);
ae8dc8ee
MP		 263
264 return 0;
265}
266
0df289a2
MCC		 267static int m88rs2000_set_tone(struct dvb_frontend *fe,
268 enum fe_sec_tone_mode tone)
ae8dc8ee
MP		 269{
270 struct m88rs2000_state *state = fe->demodulator_priv;
271 u8 reg0, reg1;
b858c331
IL		 272 m88rs2000_writereg(state, 0x9a, 0x30);
273 reg0 = m88rs2000_readreg(state, 0xb1);
274 reg1 = m88rs2000_readreg(state, 0xb2);
ae8dc8ee
MP		 275
276 reg1 &= 0x3f;
277
278 switch (tone) {
279 case SEC_TONE_ON:
280 reg0 |= 0x4;
281 reg0 &= 0xbc;
593a2ce0 282 break;
ae8dc8ee
MP		 283 case SEC_TONE_OFF:
284 reg1 |= 0x80;
593a2ce0 285 break;
ae8dc8ee 286 default:
593a2ce0 287 break;
ae8dc8ee 288 }
b858c331
IL		 289 m88rs2000_writereg(state, 0xb2, reg1);
290 m88rs2000_writereg(state, 0xb1, reg0);
291 m88rs2000_writereg(state, 0x9a, 0xb0);
ae8dc8ee
MP		 292 return 0;
293}
294
295struct inittab {
296 u8 cmd;
297 u8 reg;
298 u8 val;
299};
300
7d3c8e8f 301static struct inittab m88rs2000_setup[] = {
ae8dc8ee
MP		 302 {DEMOD_WRITE, 0x9a, 0x30},
303 {DEMOD_WRITE, 0x00, 0x01},
304 {WRITE_DELAY, 0x19, 0x00},
305 {DEMOD_WRITE, 0x00, 0x00},
306 {DEMOD_WRITE, 0x9a, 0xb0},
307 {DEMOD_WRITE, 0x81, 0xc1},
ae8dc8ee
MP		 308 {DEMOD_WRITE, 0x81, 0x81},
309 {DEMOD_WRITE, 0x86, 0xc6},
310 {DEMOD_WRITE, 0x9a, 0x30},
311 {DEMOD_WRITE, 0xf0, 0x22},
312 {DEMOD_WRITE, 0xf1, 0xbf},
313 {DEMOD_WRITE, 0xb0, 0x45},
593a2ce0 314 {DEMOD_WRITE, 0xb2, 0x01}, /* set voltage pin always set 1*/
ae8dc8ee
MP		 315 {DEMOD_WRITE, 0x9a, 0xb0},
316 {0xff, 0xaa, 0xff}
317};
318
7d3c8e8f 319static struct inittab m88rs2000_shutdown[] = {
ae8dc8ee
MP		 320 {DEMOD_WRITE, 0x9a, 0x30},
321 {DEMOD_WRITE, 0xb0, 0x00},
322 {DEMOD_WRITE, 0xf1, 0x89},
323 {DEMOD_WRITE, 0x00, 0x01},
324 {DEMOD_WRITE, 0x9a, 0xb0},
ae8dc8ee
MP		 325 {DEMOD_WRITE, 0x81, 0x81},
326 {0xff, 0xaa, 0xff}
327};
328
7d3c8e8f 329static struct inittab fe_reset[] = {
ae8dc8ee
MP		 330 {DEMOD_WRITE, 0x00, 0x01},
331 {DEMOD_WRITE, 0x20, 0x81},
332 {DEMOD_WRITE, 0x21, 0x80},
333 {DEMOD_WRITE, 0x10, 0x33},
334 {DEMOD_WRITE, 0x11, 0x44},
335 {DEMOD_WRITE, 0x12, 0x07},
336 {DEMOD_WRITE, 0x18, 0x20},
337 {DEMOD_WRITE, 0x28, 0x04},
338 {DEMOD_WRITE, 0x29, 0x8e},
339 {DEMOD_WRITE, 0x3b, 0xff},
340 {DEMOD_WRITE, 0x32, 0x10},
341 {DEMOD_WRITE, 0x33, 0x02},
342 {DEMOD_WRITE, 0x34, 0x30},
343 {DEMOD_WRITE, 0x35, 0xff},
344 {DEMOD_WRITE, 0x38, 0x50},
345 {DEMOD_WRITE, 0x39, 0x68},
346 {DEMOD_WRITE, 0x3c, 0x7f},
347 {DEMOD_WRITE, 0x3d, 0x0f},
348 {DEMOD_WRITE, 0x45, 0x20},
349 {DEMOD_WRITE, 0x46, 0x24},
350 {DEMOD_WRITE, 0x47, 0x7c},
351 {DEMOD_WRITE, 0x48, 0x16},
352 {DEMOD_WRITE, 0x49, 0x04},
353 {DEMOD_WRITE, 0x4a, 0x01},
354 {DEMOD_WRITE, 0x4b, 0x78},
355 {DEMOD_WRITE, 0X4d, 0xd2},
356 {DEMOD_WRITE, 0x4e, 0x6d},
357 {DEMOD_WRITE, 0x50, 0x30},
358 {DEMOD_WRITE, 0x51, 0x30},
359 {DEMOD_WRITE, 0x54, 0x7b},
360 {DEMOD_WRITE, 0x56, 0x09},
361 {DEMOD_WRITE, 0x58, 0x59},
362 {DEMOD_WRITE, 0x59, 0x37},
363 {DEMOD_WRITE, 0x63, 0xfa},
364 {0xff, 0xaa, 0xff}
365};
366
7d3c8e8f 367static struct inittab fe_trigger[] = {
ae8dc8ee
MP		 368 {DEMOD_WRITE, 0x97, 0x04},
369 {DEMOD_WRITE, 0x99, 0x77},
370 {DEMOD_WRITE, 0x9b, 0x64},
371 {DEMOD_WRITE, 0x9e, 0x00},
372 {DEMOD_WRITE, 0x9f, 0xf8},
ae8dc8ee
MP		 373 {DEMOD_WRITE, 0x98, 0xff},
374 {DEMOD_WRITE, 0xc0, 0x0f},
375 {DEMOD_WRITE, 0x89, 0x01},
376 {DEMOD_WRITE, 0x00, 0x00},
377 {WRITE_DELAY, 0x0a, 0x00},
378 {DEMOD_WRITE, 0x00, 0x01},
379 {DEMOD_WRITE, 0x00, 0x00},
380 {DEMOD_WRITE, 0x9a, 0xb0},
381 {0xff, 0xaa, 0xff}
382};
383
384static int m88rs2000_tab_set(struct m88rs2000_state *state,
385 struct inittab *tab)
386{
387 int ret = 0;
388 u8 i;
389 if (tab == NULL)
390 return -EINVAL;
391
392 for (i = 0; i < 255; i++) {
393 switch (tab[i].cmd) {
394 case 0x01:
b858c331 395 ret = m88rs2000_writereg(state, tab[i].reg,
ae8dc8ee
MP		 396 tab[i].val);
397 break;
398 case 0x10:
399 if (tab[i].reg > 0)
400 mdelay(tab[i].reg);
401 break;
402 case 0xff:
403 if (tab[i].reg == 0xaa && tab[i].val == 0xff)
404 return 0;
405 case 0x00:
406 break;
407 default:
408 return -EINVAL;
409 }
410 if (ret < 0)
411 return -ENODEV;
412 }
413 return 0;
414}
415
0df289a2
MCC		 416static int m88rs2000_set_voltage(struct dvb_frontend *fe,
417 enum fe_sec_voltage volt)
ae8dc8ee 418{
38431a98
IL		 419 struct m88rs2000_state *state = fe->demodulator_priv;
420 u8 data;
421
b858c331 422 data = m88rs2000_readreg(state, 0xb2);
38431a98
IL		 423 data |= 0x03; /* bit0 V/H, bit1 off/on */
424
425 switch (volt) {
426 case SEC_VOLTAGE_18:
427 data &= ~0x03;
428 break;
429 case SEC_VOLTAGE_13:
430 data &= ~0x03;
431 data |= 0x01;
432 break;
433 case SEC_VOLTAGE_OFF:
434 break;
435 }
436
b858c331 437 m88rs2000_writereg(state, 0xb2, data);
ae8dc8ee
MP		 438
439 return 0;
440}
441
ae8dc8ee
MP		 442static int m88rs2000_init(struct dvb_frontend *fe)
443{
444 struct m88rs2000_state *state = fe->demodulator_priv;
445 int ret;
446
447 deb_info("m88rs2000: init chip\n");
448 /* Setup frontend from shutdown/cold */
081416e6
IL		 449 if (state->config->inittab)
450 ret = m88rs2000_tab_set(state,
451 (struct inittab *)state->config->inittab);
452 else
453 ret = m88rs2000_tab_set(state, m88rs2000_setup);
ae8dc8ee
MP		 454
455 return ret;
456}
457
458static int m88rs2000_sleep(struct dvb_frontend *fe)
459{
460 struct m88rs2000_state *state = fe->demodulator_priv;
461 int ret;
462 /* Shutdown the frondend */
463 ret = m88rs2000_tab_set(state, m88rs2000_shutdown);
464 return ret;
465}
466
0df289a2
MCC		 467static int m88rs2000_read_status(struct dvb_frontend *fe,
468 enum fe_status *status)
ae8dc8ee
MP		 469{
470 struct m88rs2000_state *state = fe->demodulator_priv;
b858c331 471 u8 reg = m88rs2000_readreg(state, 0x8c);
ae8dc8ee
MP		 472
473 *status = 0;
474
7a9d6b43 475 if ((reg & 0xee) == 0xee) {
ae8dc8ee 476 *status = FE_HAS_CARRIER | FE_HAS_SIGNAL | FE_HAS_VITERBI
ff54298b 477 | FE_HAS_SYNC | FE_HAS_LOCK;
ae8dc8ee
MP		 478 if (state->config->set_ts_params)
479 state->config->set_ts_params(fe, CALL_IS_READ);
480 }
481 return 0;
482}
483
ae8dc8ee
MP		 484static int m88rs2000_read_ber(struct dvb_frontend *fe, u32 *ber)
485{
38f7889c
IL		 486 struct m88rs2000_state *state = fe->demodulator_priv;
487 u8 tmp0, tmp1;
488
b858c331
IL		 489 m88rs2000_writereg(state, 0x9a, 0x30);
490 tmp0 = m88rs2000_readreg(state, 0xd8);
38f7889c 491 if ((tmp0 & 0x10) != 0) {
b858c331 492 m88rs2000_writereg(state, 0x9a, 0xb0);
38f7889c
IL		 493 *ber = 0xffffffff;
494 return 0;
495 }
496
b858c331
IL		 497 *ber = (m88rs2000_readreg(state, 0xd7) << 8) |
498 m88rs2000_readreg(state, 0xd6);
38f7889c 499
b858c331
IL		 500 tmp1 = m88rs2000_readreg(state, 0xd9);
501 m88rs2000_writereg(state, 0xd9, (tmp1 & ~7) | 4);
38f7889c 502 /* needs twice */
b858c331
IL		 503 m88rs2000_writereg(state, 0xd8, (tmp0 & ~8) | 0x30);
504 m88rs2000_writereg(state, 0xd8, (tmp0 & ~8) | 0x30);
505 m88rs2000_writereg(state, 0x9a, 0xb0);
38f7889c 506
ae8dc8ee
MP		 507 return 0;
508}
509
510static int m88rs2000_read_signal_strength(struct dvb_frontend *fe,
511 u16 *strength)
512{
a0a030bd
MP		 513 if (fe->ops.tuner_ops.get_rf_strength)
514 fe->ops.tuner_ops.get_rf_strength(fe, strength);
515
ae8dc8ee
MP		 516 return 0;
517}
518
519static int m88rs2000_read_snr(struct dvb_frontend *fe, u16 *snr)
520{
38f7889c
IL		 521 struct m88rs2000_state *state = fe->demodulator_priv;
522
b858c331 523 *snr = 512 * m88rs2000_readreg(state, 0x65);
38f7889c 524
ae8dc8ee
MP		 525 return 0;
526}
527
528static int m88rs2000_read_ucblocks(struct dvb_frontend *fe, u32 *ucblocks)
529{
38f7889c
IL		 530 struct m88rs2000_state *state = fe->demodulator_priv;
531 u8 tmp;
532
b858c331
IL		 533 *ucblocks = (m88rs2000_readreg(state, 0xd5) << 8) |
534 m88rs2000_readreg(state, 0xd4);
535 tmp = m88rs2000_readreg(state, 0xd8);
536 m88rs2000_writereg(state, 0xd8, tmp & ~0x20);
38f7889c 537 /* needs two times */
b858c331
IL		 538 m88rs2000_writereg(state, 0xd8, tmp | 0x20);
539 m88rs2000_writereg(state, 0xd8, tmp | 0x20);
38f7889c 540
ae8dc8ee
MP		 541 return 0;
542}
543
ae8dc8ee 544static int m88rs2000_set_fec(struct m88rs2000_state *state,
0df289a2 545 enum fe_code_rate fec)
ae8dc8ee 546{
49c44802
MP		 547 u8 fec_set, reg;
548 int ret;
549
ae8dc8ee 550 switch (fec) {
49c44802
MP		 551 case FEC_1_2:
552 fec_set = 0x8;
ae8dc8ee
MP		 553 break;
554 case FEC_2_3:
49c44802 555 fec_set = 0x10;
ae8dc8ee
MP		 556 break;
557 case FEC_3_4:
49c44802 558 fec_set = 0x20;
ae8dc8ee
MP		 559 break;
560 case FEC_5_6:
49c44802 561 fec_set = 0x40;
ae8dc8ee
MP		 562 break;
563 case FEC_7_8:
49c44802
MP		 564 fec_set = 0x80;
565 break;
ae8dc8ee
MP		 566 case FEC_AUTO:
567 default:
49c44802 568 fec_set = 0x0;
ae8dc8ee 569 }
ae8dc8ee 570
49c44802
MP		 571 reg = m88rs2000_readreg(state, 0x70);
572 reg &= 0x7;
573 ret = m88rs2000_writereg(state, 0x70, reg | fec_set);
ae8dc8ee 574
49c44802
MP		 575 ret |= m88rs2000_writereg(state, 0x76, 0x8);
576
577 return ret;
578}
ae8dc8ee 579
0df289a2 580static enum fe_code_rate m88rs2000_get_fec(struct m88rs2000_state *state)
ae8dc8ee
MP		 581{
582 u8 reg;
b858c331
IL		 583 m88rs2000_writereg(state, 0x9a, 0x30);
584 reg = m88rs2000_readreg(state, 0x76);
585 m88rs2000_writereg(state, 0x9a, 0xb0);
ae8dc8ee 586
a6d8e68b
MP		 587 reg &= 0xf0;
588 reg >>= 5;
589
ae8dc8ee 590 switch (reg) {
a6d8e68b 591 case 0x4:
ae8dc8ee 592 return FEC_1_2;
a6d8e68b 593 case 0x3:
ae8dc8ee 594 return FEC_2_3;
a6d8e68b 595 case 0x2:
ae8dc8ee 596 return FEC_3_4;
a6d8e68b 597 case 0x1:
ae8dc8ee 598 return FEC_5_6;
a6d8e68b 599 case 0x0:
ae8dc8ee 600 return FEC_7_8;
ae8dc8ee
MP		 601 default:
602 break;
603 }
604
605 return FEC_AUTO;
606}
607
608static int m88rs2000_set_frontend(struct dvb_frontend *fe)
609{
610 struct m88rs2000_state *state = fe->demodulator_priv;
611 struct dtv_frontend_properties *c = &fe->dtv_property_cache;
0df289a2 612 enum fe_status status;
b858c331 613 int i, ret = 0;
b858c331 614 u32 tuner_freq;
06af15d1 615 s16 offset = 0;
ae8dc8ee
MP		 616 u8 reg;
617
618 state->no_lock_count = 0;
619
620 if (c->delivery_system != SYS_DVBS) {
621 deb_info("%s: unsupported delivery "
622 "system selected (%d)\n",
623 __func__, c->delivery_system);
624 return -EOPNOTSUPP;
625 }
626
627 /* Set Tuner */
b858c331
IL		 628 if (fe->ops.tuner_ops.set_params)
629 ret = fe->ops.tuner_ops.set_params(fe);
630
631 if (ret < 0)
632 return -ENODEV;
633
634 if (fe->ops.tuner_ops.get_frequency)
635 ret = fe->ops.tuner_ops.get_frequency(fe, &tuner_freq);
636
ae8dc8ee
MP		 637 if (ret < 0)
638 return -ENODEV;
639
06af15d1 640 offset = (s16)((s32)tuner_freq - c->frequency);
b858c331 641
06af15d1
MP		 642 /* default mclk value 96.4285 * 2 * 1000 = 192857 */
643 if (((c->frequency % 192857) >= (192857 - 3000)) ||
644 (c->frequency % 192857) <= 3000)
645 ret = m88rs2000_writereg(state, 0x86, 0xc2);
646 else
647 ret = m88rs2000_writereg(state, 0x86, 0xc6);
ae8dc8ee 648
06af15d1
MP		 649 ret |= m88rs2000_set_carrieroffset(fe, offset);
650 if (ret < 0)
651 return -ENODEV;
ae8dc8ee 652
dd4491df
MP		 653 /* Reset demod by symbol rate */
654 if (c->symbol_rate > 27500000)
655 ret = m88rs2000_writereg(state, 0xf1, 0xa4);
656 else
657 ret = m88rs2000_writereg(state, 0xf1, 0xbf);
658
659 ret |= m88rs2000_tab_set(state, fe_reset);
ae8dc8ee
MP		 660 if (ret < 0)
661 return -ENODEV;
662
ae8dc8ee 663 /* Set FEC */
49c44802 664 ret = m88rs2000_set_fec(state, c->fec_inner);
b858c331
IL		 665 ret |= m88rs2000_writereg(state, 0x85, 0x1);
666 ret |= m88rs2000_writereg(state, 0x8a, 0xbf);
667 ret |= m88rs2000_writereg(state, 0x8d, 0x1e);
668 ret |= m88rs2000_writereg(state, 0x90, 0xf1);
669 ret |= m88rs2000_writereg(state, 0x91, 0x08);
ae8dc8ee
MP		 670
671 if (ret < 0)
672 return -ENODEV;
673
674 /* Set Symbol Rate */
675 ret = m88rs2000_set_symbolrate(fe, c->symbol_rate);
676 if (ret < 0)
677 return -ENODEV;
678
679 /* Set up Demod */
680 ret = m88rs2000_tab_set(state, fe_trigger);
681 if (ret < 0)
682 return -ENODEV;
683
684 for (i = 0; i < 25; i++) {
b858c331 685 reg = m88rs2000_readreg(state, 0x8c);
7a9d6b43 686 if ((reg & 0xee) == 0xee) {
ae8dc8ee
MP		 687 status = FE_HAS_LOCK;
688 break;
689 }
690 state->no_lock_count++;
e58c11f2 691 if (state->no_lock_count == 15) {
b858c331 692 reg = m88rs2000_readreg(state, 0x70);
ae8dc8ee 693 reg ^= 0x4;
b858c331 694 m88rs2000_writereg(state, 0x70, reg);
ae8dc8ee
MP		 695 state->no_lock_count = 0;
696 }
ae8dc8ee
MP		 697 msleep(20);
698 }
699
700 if (status & FE_HAS_LOCK) {
701 state->fec_inner = m88rs2000_get_fec(state);
702 /* Uknown suspect SNR level */
b858c331 703 reg = m88rs2000_readreg(state, 0x65);
ae8dc8ee
MP		 704 }
705
706 state->tuner_frequency = c->frequency;
707 state->symbol_rate = c->symbol_rate;
708 return 0;
709}
710
7e3e68bc
MCC		 711static int m88rs2000_get_frontend(struct dvb_frontend *fe,
712 struct dtv_frontend_properties *c)
ae8dc8ee 713{
ae8dc8ee 714 struct m88rs2000_state *state = fe->demodulator_priv;
7e3e68bc 715
ae8dc8ee
MP		 716 c->fec_inner = state->fec_inner;
717 c->frequency = state->tuner_frequency;
718 c->symbol_rate = state->symbol_rate;
719 return 0;
720}
721
8272d0a0
MP		 722static int m88rs2000_get_tune_settings(struct dvb_frontend *fe,
723 struct dvb_frontend_tune_settings *tune)
724{
725 struct dtv_frontend_properties *c = &fe->dtv_property_cache;
726
727 if (c->symbol_rate > 3000000)
728 tune->min_delay_ms = 2000;
729 else
730 tune->min_delay_ms = 3000;
731
732 tune->step_size = c->symbol_rate / 16000;
733 tune->max_drift = c->symbol_rate / 2000;
734
735 return 0;
736}
737
ae8dc8ee
MP		 738static int m88rs2000_i2c_gate_ctrl(struct dvb_frontend *fe, int enable)
739{
740 struct m88rs2000_state *state = fe->demodulator_priv;
741
742 if (enable)
b858c331 743 m88rs2000_writereg(state, 0x81, 0x84);
ae8dc8ee 744 else
b858c331 745 m88rs2000_writereg(state, 0x81, 0x81);
ae8dc8ee
MP		 746 udelay(10);
747 return 0;
748}
749
750static void m88rs2000_release(struct dvb_frontend *fe)
751{
752 struct m88rs2000_state *state = fe->demodulator_priv;
753 kfree(state);
754}
755
756static struct dvb_frontend_ops m88rs2000_ops = {
757 .delsys = { SYS_DVBS },
758 .info = {
759 .name = "M88RS2000 DVB-S",
ae8dc8ee
MP		 760 .frequency_min = 950000,
761 .frequency_max = 2150000,
762 .frequency_stepsize = 1000, /* kHz for QPSK frontends */
763 .frequency_tolerance = 5000,
764 .symbol_rate_min = 1000000,
765 .symbol_rate_max = 45000000,
766 .symbol_rate_tolerance = 500, /* ppm */
767 .caps = FE_CAN_FEC_1_2 | FE_CAN_FEC_2_3 | FE_CAN_FEC_3_4 |
768 FE_CAN_FEC_5_6 | FE_CAN_FEC_7_8 |
3c8023a7 769 FE_CAN_QPSK | FE_CAN_INVERSION_AUTO |
ae8dc8ee
MP		 770 FE_CAN_FEC_AUTO
771 },
772
773 .release = m88rs2000_release,
774 .init = m88rs2000_init,
775 .sleep = m88rs2000_sleep,
ae8dc8ee
MP		 776 .i2c_gate_ctrl = m88rs2000_i2c_gate_ctrl,
777 .read_status = m88rs2000_read_status,
778 .read_ber = m88rs2000_read_ber,
779 .read_signal_strength = m88rs2000_read_signal_strength,
780 .read_snr = m88rs2000_read_snr,
781 .read_ucblocks = m88rs2000_read_ucblocks,
782 .diseqc_send_master_cmd = m88rs2000_send_diseqc_msg,
783 .diseqc_send_burst = m88rs2000_send_diseqc_burst,
784 .set_tone = m88rs2000_set_tone,
785 .set_voltage = m88rs2000_set_voltage,
786
787 .set_frontend = m88rs2000_set_frontend,
788 .get_frontend = m88rs2000_get_frontend,
8272d0a0 789 .get_tune_settings = m88rs2000_get_tune_settings,
ae8dc8ee
MP		 790};
791
792struct dvb_frontend *m88rs2000_attach(const struct m88rs2000_config *config,
793 struct i2c_adapter *i2c)
794{
795 struct m88rs2000_state *state = NULL;
796
797 /* allocate memory for the internal state */
798 state = kzalloc(sizeof(struct m88rs2000_state), GFP_KERNEL);
799 if (state == NULL)
800 goto error;
801
802 /* setup the state */
803 state->config = config;
804 state->i2c = i2c;
805 state->tuner_frequency = 0;
806 state->symbol_rate = 0;
807 state->fec_inner = 0;
808
ae8dc8ee
MP		 809 /* create dvb_frontend */
810 memcpy(&state->frontend.ops, &m88rs2000_ops,
811 sizeof(struct dvb_frontend_ops));
812 state->frontend.demodulator_priv = state;
813 return &state->frontend;
814
815error:
816 kfree(state);
817
818 return NULL;
819}
820EXPORT_SYMBOL(m88rs2000_attach);
821
822MODULE_DESCRIPTION("M88RS2000 DVB-S Demodulator driver");
823MODULE_AUTHOR("Malcolm Priestley tvboxspy@gmail.com");
824MODULE_LICENSE("GPL");
593a2ce0 825MODULE_VERSION("1.13");
ae8dc8ee 826
Linux kernel - Deliverables
This page took 0.288222 seconds and 5 git commands to generate.