V4L/DVB (8235): uvcvideo : Add support for Medion Akoya Mini E1210 integrated webcam
[deliverable/linux.git] / drivers / media / video / cx23885 / cx23885-dvb.c
CommitLineData
d19770e5
ST
1/*
2 * Driver for the Conexant CX23885 PCIe bridge
3 *
4 * Copyright (c) 2006 Steven Toth <stoth@hauppauge.com>
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or
9 * (at your option) any later version.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 *
15 * GNU General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with this program; if not, write to the Free Software
19 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
20 */
21
22#include <linux/module.h>
23#include <linux/init.h>
24#include <linux/device.h>
25#include <linux/fs.h>
26#include <linux/kthread.h>
27#include <linux/file.h>
28#include <linux/suspend.h>
29
30#include "cx23885.h"
d19770e5
ST
31#include <media/v4l2-common.h>
32
33#include "s5h1409.h"
34#include "mt2131.h"
3ba71d21 35#include "tda8290.h"
4041f1a5 36#include "tda18271.h"
9bc37caa 37#include "lgdt330x.h"
d1987d55 38#include "xc5000.h"
b3ea0166 39#include "tda10048.h"
07b4a835 40#include "tuner-xc2028.h"
827855d3 41#include "tuner-simple.h"
66762373
ST
42#include "dib7000p.h"
43#include "dibx000_common.h"
d19770e5 44
4513fc69 45static unsigned int debug;
d19770e5 46
4513fc69
ST
47#define dprintk(level, fmt, arg...)\
48 do { if (debug >= level)\
49 printk(KERN_DEBUG "%s/0: " fmt, dev->name, ## arg);\
50 } while (0)
d19770e5
ST
51
52/* ------------------------------------------------------------------ */
53
3ba71d21
MK
54static unsigned int alt_tuner;
55module_param(alt_tuner, int, 0644);
56MODULE_PARM_DESC(alt_tuner, "Enable alternate tuner configuration");
57
78e92006
JG
58DVB_DEFINE_MOD_OPT_ADAPTER_NR(adapter_nr);
59
3ba71d21
MK
60/* ------------------------------------------------------------------ */
61
d19770e5
ST
62static int dvb_buf_setup(struct videobuf_queue *q,
63 unsigned int *count, unsigned int *size)
64{
65 struct cx23885_tsport *port = q->priv_data;
66
67 port->ts_packet_size = 188 * 4;
68 port->ts_packet_count = 32;
69
70 *size = port->ts_packet_size * port->ts_packet_count;
71 *count = 32;
72 return 0;
73}
74
44a6481d
MK
75static int dvb_buf_prepare(struct videobuf_queue *q,
76 struct videobuf_buffer *vb, enum v4l2_field field)
d19770e5
ST
77{
78 struct cx23885_tsport *port = q->priv_data;
44a6481d 79 return cx23885_buf_prepare(q, port, (struct cx23885_buffer*)vb, field);
d19770e5
ST
80}
81
82static void dvb_buf_queue(struct videobuf_queue *q, struct videobuf_buffer *vb)
83{
84 struct cx23885_tsport *port = q->priv_data;
85 cx23885_buf_queue(port, (struct cx23885_buffer*)vb);
86}
87
44a6481d
MK
88static void dvb_buf_release(struct videobuf_queue *q,
89 struct videobuf_buffer *vb)
d19770e5
ST
90{
91 cx23885_free_buffer(q, (struct cx23885_buffer*)vb);
92}
93
94static struct videobuf_queue_ops dvb_qops = {
95 .buf_setup = dvb_buf_setup,
96 .buf_prepare = dvb_buf_prepare,
97 .buf_queue = dvb_buf_queue,
98 .buf_release = dvb_buf_release,
99};
100
86184e06 101static struct s5h1409_config hauppauge_generic_config = {
fc959bef
ST
102 .demod_address = 0x32 >> 1,
103 .output_mode = S5H1409_SERIAL_OUTPUT,
104 .gpio = S5H1409_GPIO_ON,
2b03238a 105 .qam_if = 44000,
fc959bef 106 .inversion = S5H1409_INVERSION_OFF,
dfc1c08a
ST
107 .status_mode = S5H1409_DEMODLOCKING,
108 .mpeg_timing = S5H1409_MPEGTIMING_CONTINOUS_NONINVERTING_CLOCK,
fc959bef
ST
109};
110
b3ea0166
ST
111static struct tda10048_config hauppauge_hvr1200_config = {
112 .demod_address = 0x10 >> 1,
113 .output_mode = TDA10048_SERIAL_OUTPUT,
114 .fwbulkwritelen = TDA10048_BULKWRITE_200,
115 .inversion = TDA10048_INVERSION_ON
116};
117
3ba71d21
MK
118static struct s5h1409_config hauppauge_ezqam_config = {
119 .demod_address = 0x32 >> 1,
120 .output_mode = S5H1409_SERIAL_OUTPUT,
121 .gpio = S5H1409_GPIO_OFF,
122 .qam_if = 4000,
123 .inversion = S5H1409_INVERSION_ON,
dfc1c08a
ST
124 .status_mode = S5H1409_DEMODLOCKING,
125 .mpeg_timing = S5H1409_MPEGTIMING_CONTINOUS_NONINVERTING_CLOCK,
3ba71d21
MK
126};
127
fc959bef 128static struct s5h1409_config hauppauge_hvr1800lp_config = {
d19770e5
ST
129 .demod_address = 0x32 >> 1,
130 .output_mode = S5H1409_SERIAL_OUTPUT,
131 .gpio = S5H1409_GPIO_OFF,
2b03238a 132 .qam_if = 44000,
fe475163 133 .inversion = S5H1409_INVERSION_OFF,
dfc1c08a
ST
134 .status_mode = S5H1409_DEMODLOCKING,
135 .mpeg_timing = S5H1409_MPEGTIMING_CONTINOUS_NONINVERTING_CLOCK,
d19770e5
ST
136};
137
07b4a835
MK
138static struct s5h1409_config hauppauge_hvr1500_config = {
139 .demod_address = 0x32 >> 1,
140 .output_mode = S5H1409_SERIAL_OUTPUT,
141 .gpio = S5H1409_GPIO_OFF,
142 .inversion = S5H1409_INVERSION_OFF,
dfc1c08a
ST
143 .status_mode = S5H1409_DEMODLOCKING,
144 .mpeg_timing = S5H1409_MPEGTIMING_CONTINOUS_NONINVERTING_CLOCK,
07b4a835
MK
145};
146
86184e06 147static struct mt2131_config hauppauge_generic_tunerconfig = {
a77743bc
ST
148 0x61
149};
150
9bc37caa
MK
151static struct lgdt330x_config fusionhdtv_5_express = {
152 .demod_address = 0x0e,
153 .demod_chip = LGDT3303,
154 .serial_mpeg = 0x40,
155};
156
d1987d55
ST
157static struct s5h1409_config hauppauge_hvr1500q_config = {
158 .demod_address = 0x32 >> 1,
159 .output_mode = S5H1409_SERIAL_OUTPUT,
160 .gpio = S5H1409_GPIO_ON,
161 .qam_if = 44000,
162 .inversion = S5H1409_INVERSION_OFF,
dfc1c08a
ST
163 .status_mode = S5H1409_DEMODLOCKING,
164 .mpeg_timing = S5H1409_MPEGTIMING_CONTINOUS_NONINVERTING_CLOCK,
d1987d55
ST
165};
166
335377b7
MK
167static struct s5h1409_config dvico_s5h1409_config = {
168 .demod_address = 0x32 >> 1,
169 .output_mode = S5H1409_SERIAL_OUTPUT,
170 .gpio = S5H1409_GPIO_ON,
171 .qam_if = 44000,
172 .inversion = S5H1409_INVERSION_OFF,
173 .status_mode = S5H1409_DEMODLOCKING,
174 .mpeg_timing = S5H1409_MPEGTIMING_CONTINOUS_NONINVERTING_CLOCK,
175};
176
d1987d55 177static struct xc5000_config hauppauge_hvr1500q_tunerconfig = {
e12671cf
ST
178 .i2c_address = 0x61,
179 .if_khz = 5380,
8c70017f 180 .tuner_callback = cx23885_tuner_callback
d1987d55
ST
181};
182
335377b7
MK
183static struct xc5000_config dvico_xc5000_tunerconfig = {
184 .i2c_address = 0x64,
185 .if_khz = 5380,
186 .tuner_callback = cx23885_tuner_callback
187};
188
4041f1a5
MK
189static struct tda829x_config tda829x_no_probe = {
190 .probe_tuner = TDA829X_DONT_PROBE,
191};
192
f21e0d7f 193static struct tda18271_std_map hauppauge_tda18271_std_map = {
c0dc0c11
MK
194 .atsc_6 = { .if_freq = 5380, .agc_mode = 3, .std = 3,
195 .if_lvl = 6, .rfagc_top = 0x37 },
196 .qam_6 = { .if_freq = 4000, .agc_mode = 3, .std = 0,
197 .if_lvl = 6, .rfagc_top = 0x37 },
f21e0d7f
MK
198};
199
200static struct tda18271_config hauppauge_tda18271_config = {
201 .std_map = &hauppauge_tda18271_std_map,
202 .gate = TDA18271_GATE_ANALOG,
203};
204
b3ea0166
ST
205static struct tda18271_config hauppauge_hvr1200_tuner_config = {
206 .gate = TDA18271_GATE_ANALOG,
207};
208
b1721d0d 209static struct dibx000_agc_config xc3028_agc_config = {
66762373
ST
210 BAND_VHF | BAND_UHF, /* band_caps */
211
212 /* P_agc_use_sd_mod1=0, P_agc_use_sd_mod2=0, P_agc_freq_pwm_div=0,
213 * P_agc_inv_pwm1=0, P_agc_inv_pwm2=0,
214 * P_agc_inh_dc_rv_est=0, P_agc_time_est=3, P_agc_freeze=0,
215 * P_agc_nb_est=2, P_agc_write=0
216 */
217 (0 << 15) | (0 << 14) | (0 << 11) | (0 << 10) | (0 << 9) | (0 << 8) |
218 (3 << 5) | (0 << 4) | (2 << 1) | (0 << 0), /* setup */
219
220 712, /* inv_gain */
221 21, /* time_stabiliz */
222
223 0, /* alpha_level */
224 118, /* thlock */
225
226 0, /* wbd_inv */
227 2867, /* wbd_ref */
228 0, /* wbd_sel */
229 2, /* wbd_alpha */
230
231 0, /* agc1_max */
232 0, /* agc1_min */
233 39718, /* agc2_max */
234 9930, /* agc2_min */
235 0, /* agc1_pt1 */
236 0, /* agc1_pt2 */
237 0, /* agc1_pt3 */
238 0, /* agc1_slope1 */
239 0, /* agc1_slope2 */
240 0, /* agc2_pt1 */
241 128, /* agc2_pt2 */
242 29, /* agc2_slope1 */
243 29, /* agc2_slope2 */
244
245 17, /* alpha_mant */
246 27, /* alpha_exp */
247 23, /* beta_mant */
248 51, /* beta_exp */
249
250 1, /* perform_agc_softsplit */
251};
252
253/* PLL Configuration for COFDM BW_MHz = 8.000000
254 * With external clock = 30.000000 */
b1721d0d 255static struct dibx000_bandwidth_config xc3028_bw_config = {
66762373
ST
256 60000, /* internal */
257 30000, /* sampling */
258 1, /* pll_cfg: prediv */
259 8, /* pll_cfg: ratio */
260 3, /* pll_cfg: range */
261 1, /* pll_cfg: reset */
262 0, /* pll_cfg: bypass */
263 0, /* misc: refdiv */
264 0, /* misc: bypclk_div */
265 1, /* misc: IO_CLK_en_core */
266 1, /* misc: ADClkSrc */
267 0, /* misc: modulo */
268 (3 << 14) | (1 << 12) | (524 << 0), /* sad_cfg: refsel, sel, freq_15k */
269 (1 << 25) | 5816102, /* ifreq = 5.200000 MHz */
270 20452225, /* timf */
271 30000000 /* xtal_hz */
272};
273
274static struct dib7000p_config hauppauge_hvr1400_dib7000_config = {
275 .output_mpeg2_in_188_bytes = 1,
276 .hostbus_diversity = 1,
277 .tuner_is_baseband = 0,
278 .update_lna = NULL,
279
280 .agc_config_count = 1,
281 .agc = &xc3028_agc_config,
282 .bw = &xc3028_bw_config,
283
284 .gpio_dir = DIB7000P_GPIO_DEFAULT_DIRECTIONS,
285 .gpio_val = DIB7000P_GPIO_DEFAULT_VALUES,
286 .gpio_pwm_pos = DIB7000P_GPIO_DEFAULT_PWM_POS,
287
288 .pwm_freq_div = 0,
289 .agc_control = NULL,
290 .spur_protect = 0,
291
292 .output_mode = OUTMODE_MPEG2_SERIAL,
293};
294
07b4a835
MK
295static int cx23885_hvr1500_xc3028_callback(void *ptr, int command, int arg)
296{
297 struct cx23885_tsport *port = ptr;
298 struct cx23885_dev *dev = port->dev;
299
300 switch (command) {
301 case XC2028_TUNER_RESET:
302 /* Send the tuner in then out of reset */
303 /* GPIO-2 xc3028 tuner */
22b4e64f 304 dprintk(1, "%s: XC2028_TUNER_RESET %d\n", __func__, arg);
07b4a835
MK
305
306 cx_set(GP0_IO, 0x00040000);
307 cx_clear(GP0_IO, 0x00000004);
308 msleep(5);
309
310 cx_set(GP0_IO, 0x00040004);
311 msleep(5);
312 break;
313 case XC2028_RESET_CLK:
22b4e64f 314 dprintk(1, "%s: XC2028_RESET_CLK %d\n", __func__, arg);
07b4a835
MK
315 break;
316 default:
22b4e64f 317 dprintk(1, "%s: unknown command %d, arg %d\n", __func__,
07b4a835
MK
318 command, arg);
319 return -EINVAL;
320 }
321
322 return 0;
323}
324
d19770e5
ST
325static int dvb_register(struct cx23885_tsport *port)
326{
327 struct cx23885_dev *dev = port->dev;
f139fa71 328 struct cx23885_i2c *i2c_bus = NULL;
d19770e5
ST
329
330 /* init struct videobuf_dvb */
331 port->dvb.name = dev->name;
332
333 /* init frontend */
334 switch (dev->board) {
a77743bc 335 case CX23885_BOARD_HAUPPAUGE_HVR1250:
f139fa71 336 i2c_bus = &dev->i2c_bus[0];
d19770e5 337 port->dvb.frontend = dvb_attach(s5h1409_attach,
86184e06 338 &hauppauge_generic_config,
f139fa71 339 &i2c_bus->i2c_adap);
d19770e5 340 if (port->dvb.frontend != NULL) {
44a6481d 341 dvb_attach(mt2131_attach, port->dvb.frontend,
f139fa71 342 &i2c_bus->i2c_adap,
86184e06 343 &hauppauge_generic_tunerconfig, 0);
d19770e5
ST
344 }
345 break;
3ba71d21
MK
346 case CX23885_BOARD_HAUPPAUGE_HVR1800:
347 i2c_bus = &dev->i2c_bus[0];
348 switch (alt_tuner) {
349 case 1:
350 port->dvb.frontend =
351 dvb_attach(s5h1409_attach,
352 &hauppauge_ezqam_config,
353 &i2c_bus->i2c_adap);
354 if (port->dvb.frontend != NULL) {
355 dvb_attach(tda829x_attach, port->dvb.frontend,
356 &dev->i2c_bus[1].i2c_adap, 0x42,
4041f1a5
MK
357 &tda829x_no_probe);
358 dvb_attach(tda18271_attach, port->dvb.frontend,
359 0x60, &dev->i2c_bus[1].i2c_adap,
f21e0d7f 360 &hauppauge_tda18271_config);
3ba71d21
MK
361 }
362 break;
363 case 0:
364 default:
365 port->dvb.frontend =
366 dvb_attach(s5h1409_attach,
367 &hauppauge_generic_config,
368 &i2c_bus->i2c_adap);
369 if (port->dvb.frontend != NULL)
370 dvb_attach(mt2131_attach, port->dvb.frontend,
371 &i2c_bus->i2c_adap,
372 &hauppauge_generic_tunerconfig, 0);
373 break;
374 }
375 break;
fc959bef 376 case CX23885_BOARD_HAUPPAUGE_HVR1800lp:
f139fa71 377 i2c_bus = &dev->i2c_bus[0];
fc959bef
ST
378 port->dvb.frontend = dvb_attach(s5h1409_attach,
379 &hauppauge_hvr1800lp_config,
f139fa71 380 &i2c_bus->i2c_adap);
fc959bef
ST
381 if (port->dvb.frontend != NULL) {
382 dvb_attach(mt2131_attach, port->dvb.frontend,
f139fa71 383 &i2c_bus->i2c_adap,
fc959bef
ST
384 &hauppauge_generic_tunerconfig, 0);
385 }
386 break;
9bc37caa 387 case CX23885_BOARD_DVICO_FUSIONHDTV_5_EXP:
f139fa71 388 i2c_bus = &dev->i2c_bus[0];
9bc37caa
MK
389 port->dvb.frontend = dvb_attach(lgdt330x_attach,
390 &fusionhdtv_5_express,
f139fa71 391 &i2c_bus->i2c_adap);
9bc37caa 392 if (port->dvb.frontend != NULL) {
827855d3
MK
393 dvb_attach(simple_tuner_attach, port->dvb.frontend,
394 &i2c_bus->i2c_adap, 0x61,
395 TUNER_LG_TDVS_H06XF);
9bc37caa
MK
396 }
397 break;
d1987d55
ST
398 case CX23885_BOARD_HAUPPAUGE_HVR1500Q:
399 i2c_bus = &dev->i2c_bus[1];
400 port->dvb.frontend = dvb_attach(s5h1409_attach,
401 &hauppauge_hvr1500q_config,
402 &dev->i2c_bus[0].i2c_adap);
48723543 403 if (port->dvb.frontend != NULL)
d1987d55
ST
404 dvb_attach(xc5000_attach, port->dvb.frontend,
405 &i2c_bus->i2c_adap,
48723543 406 &hauppauge_hvr1500q_tunerconfig, i2c_bus);
d1987d55 407 break;
07b4a835
MK
408 case CX23885_BOARD_HAUPPAUGE_HVR1500:
409 i2c_bus = &dev->i2c_bus[1];
410 port->dvb.frontend = dvb_attach(s5h1409_attach,
411 &hauppauge_hvr1500_config,
412 &dev->i2c_bus[0].i2c_adap);
413 if (port->dvb.frontend != NULL) {
414 struct dvb_frontend *fe;
415 struct xc2028_config cfg = {
416 .i2c_adap = &i2c_bus->i2c_adap,
417 .i2c_addr = 0x61,
07b4a835
MK
418 .callback = cx23885_hvr1500_xc3028_callback,
419 };
420 static struct xc2028_ctrl ctl = {
421 .fname = "xc3028-v27.fw",
422 .max_len = 64,
33e53161 423 .scode_table = XC3028_FE_OREN538,
07b4a835
MK
424 };
425
426 fe = dvb_attach(xc2028_attach,
427 port->dvb.frontend, &cfg);
428 if (fe != NULL && fe->ops.tuner_ops.set_config != NULL)
429 fe->ops.tuner_ops.set_config(fe, &ctl);
430 }
431 break;
b3ea0166 432 case CX23885_BOARD_HAUPPAUGE_HVR1200:
a780a31c 433 case CX23885_BOARD_HAUPPAUGE_HVR1700:
b3ea0166
ST
434 i2c_bus = &dev->i2c_bus[0];
435 port->dvb.frontend = dvb_attach(tda10048_attach,
436 &hauppauge_hvr1200_config,
437 &i2c_bus->i2c_adap);
438 if (port->dvb.frontend != NULL) {
439 dvb_attach(tda829x_attach, port->dvb.frontend,
440 &dev->i2c_bus[1].i2c_adap, 0x42,
441 &tda829x_no_probe);
442 dvb_attach(tda18271_attach, port->dvb.frontend,
443 0x60, &dev->i2c_bus[1].i2c_adap,
444 &hauppauge_hvr1200_tuner_config);
445 }
446 break;
66762373
ST
447 case CX23885_BOARD_HAUPPAUGE_HVR1400:
448 i2c_bus = &dev->i2c_bus[0];
449 port->dvb.frontend = dvb_attach(dib7000p_attach,
450 &i2c_bus->i2c_adap,
451 0x12, &hauppauge_hvr1400_dib7000_config);
452 if (port->dvb.frontend != NULL) {
453 struct dvb_frontend *fe;
454 struct xc2028_config cfg = {
455 .i2c_adap = &dev->i2c_bus[1].i2c_adap,
456 .i2c_addr = 0x64,
457 .callback = cx23885_hvr1500_xc3028_callback,
458 };
459 static struct xc2028_ctrl ctl = {
460 .fname = "xc3028L-v36.fw",
461 .max_len = 64,
462 .demod = 5000,
463 .d2633 = 1
464 };
465
466 fe = dvb_attach(xc2028_attach,
467 port->dvb.frontend, &cfg);
468 if (fe != NULL && fe->ops.tuner_ops.set_config != NULL)
469 fe->ops.tuner_ops.set_config(fe, &ctl);
470 }
471 break;
335377b7
MK
472 case CX23885_BOARD_DVICO_FUSIONHDTV_7_DUAL_EXP:
473 i2c_bus = &dev->i2c_bus[port->nr - 1];
474
475 port->dvb.frontend = dvb_attach(s5h1409_attach,
476 &dvico_s5h1409_config,
477 &i2c_bus->i2c_adap);
478 if (port->dvb.frontend != NULL)
479 dvb_attach(xc5000_attach, port->dvb.frontend,
480 &i2c_bus->i2c_adap,
481 &dvico_xc5000_tunerconfig, i2c_bus);
482 break;
d19770e5
ST
483 default:
484 printk("%s: The frontend of your DVB/ATSC card isn't supported yet\n",
485 dev->name);
486 break;
487 }
488 if (NULL == port->dvb.frontend) {
489 printk("%s: frontend initialization failed\n", dev->name);
490 return -1;
491 }
492
493 /* Put the analog decoder in standby to keep it quiet */
f139fa71 494 cx23885_call_i2c_clients(i2c_bus, TUNER_SET_STANDBY, NULL);
d19770e5 495
3ba71d21
MK
496 if (port->dvb.frontend->ops.analog_ops.standby)
497 port->dvb.frontend->ops.analog_ops.standby(port->dvb.frontend);
498
d19770e5 499 /* register everything */
44a6481d 500 return videobuf_dvb_register(&port->dvb, THIS_MODULE, port,
78e92006 501 &dev->pci->dev, adapter_nr);
d19770e5
ST
502}
503
504int cx23885_dvb_register(struct cx23885_tsport *port)
505{
506 struct cx23885_dev *dev = port->dev;
507 int err;
508
22b4e64f 509 dprintk(1, "%s\n", __func__);
44a6481d 510 dprintk(1, " ->being probed by Card=%d Name=%s, PCI %02x:%02x\n",
d19770e5
ST
511 dev->board,
512 dev->name,
513 dev->pci_bus,
514 dev->pci_slot);
515
516 err = -ENODEV;
d19770e5
ST
517
518 /* dvb stuff */
519 printk("%s: cx23885 based dvb card\n", dev->name);
0705135e 520 videobuf_queue_sg_init(&port->dvb.dvbq, &dvb_qops, &dev->pci->dev, &port->slock,
44a6481d
MK
521 V4L2_BUF_TYPE_VIDEO_CAPTURE, V4L2_FIELD_TOP,
522 sizeof(struct cx23885_buffer), port);
d19770e5
ST
523 err = dvb_register(port);
524 if (err != 0)
22b4e64f 525 printk("%s() dvb_register failed err = %d\n", __func__, err);
d19770e5 526
d19770e5
ST
527 return err;
528}
529
530int cx23885_dvb_unregister(struct cx23885_tsport *port)
531{
532 /* dvb */
533 if(port->dvb.frontend)
534 videobuf_dvb_unregister(&port->dvb);
535
536 return 0;
537}
44a6481d
MK
538
539/*
540 * Local variables:
541 * c-basic-offset: 8
542 * End:
543 * kate: eol "unix"; indent-width 3; remove-trailing-space on; replace-trailing-space-save on; tab-width 8; replace-tabs off; space-indent off; mixed-indent off
544*/
This page took 0.164162 seconds and 5 git commands to generate.