Commit | Line | Data |
---|---|---|
5fd8f738 | 1 | /* |
3a3f9449 | 2 | * Copyright (C) 2010 - 2011 Samsung Electronics Co., Ltd. |
5fd8f738 SN |
3 | * |
4 | * This program is free software; you can redistribute it and/or modify | |
5 | * it under the terms of the GNU General Public License version 2 as | |
6 | * published by the Free Software Foundation. | |
7 | */ | |
8 | ||
9 | #ifndef FIMC_CORE_H_ | |
10 | #define FIMC_CORE_H_ | |
11 | ||
5f3cc447 SN |
12 | /*#define DEBUG*/ |
13 | ||
2319c539 | 14 | #include <linux/platform_device.h> |
aee7126c | 15 | #include <linux/sched.h> |
4ecbf5d1 | 16 | #include <linux/spinlock.h> |
5fd8f738 | 17 | #include <linux/types.h> |
aee7126c | 18 | #include <linux/videodev2.h> |
2dab38e2 | 19 | #include <linux/io.h> |
574e1717 SN |
20 | |
21 | #include <media/media-entity.h> | |
2dab38e2 | 22 | #include <media/videobuf2-core.h> |
131b6c61 | 23 | #include <media/v4l2-ctrls.h> |
5fd8f738 SN |
24 | #include <media/v4l2-device.h> |
25 | #include <media/v4l2-mem2mem.h> | |
5f3cc447 | 26 | #include <media/v4l2-mediabus.h> |
df7e09a3 | 27 | #include <media/s5p_fimc.h> |
aee7126c | 28 | |
5fd8f738 SN |
29 | #include "regs-fimc.h" |
30 | ||
31 | #define err(fmt, args...) \ | |
32 | printk(KERN_ERR "%s:%d: " fmt "\n", __func__, __LINE__, ##args) | |
33 | ||
5fd8f738 | 34 | #define dbg(fmt, args...) \ |
1e004695 | 35 | pr_debug("%s:%d: " fmt "\n", __func__, __LINE__, ##args) |
5fd8f738 | 36 | |
5f3cc447 SN |
37 | /* Time to wait for next frame VSYNC interrupt while stopping operation. */ |
38 | #define FIMC_SHUTDOWN_TIMEOUT ((100*HZ)/1000) | |
ebdfea81 | 39 | #define MAX_FIMC_CLOCKS 2 |
d3953223 | 40 | #define FIMC_MODULE_NAME "s5p-fimc" |
a7d5bbcf | 41 | #define FIMC_MAX_DEVS 4 |
5fd8f738 SN |
42 | #define FIMC_MAX_OUT_BUFS 4 |
43 | #define SCALER_MAX_HRATIO 64 | |
44 | #define SCALER_MAX_VRATIO 64 | |
548aafcd | 45 | #define DMA_MIN_SIZE 8 |
237e0265 | 46 | #define FIMC_CAMIF_MAX_HEIGHT 0x2000 |
5fd8f738 | 47 | |
a25be18d SN |
48 | /* indices to the clocks array */ |
49 | enum { | |
50 | CLK_BUS, | |
51 | CLK_GATE, | |
a25be18d SN |
52 | }; |
53 | ||
5f3cc447 | 54 | enum fimc_dev_flags { |
e9e21083 SN |
55 | ST_LPM, |
56 | /* m2m node */ | |
57 | ST_M2M_RUN, | |
5fd8f738 | 58 | ST_M2M_PEND, |
e9e21083 SN |
59 | ST_M2M_SUSPENDING, |
60 | ST_M2M_SUSPENDED, | |
61 | /* capture node */ | |
5f3cc447 SN |
62 | ST_CAPT_PEND, |
63 | ST_CAPT_RUN, | |
64 | ST_CAPT_STREAM, | |
4db5e27e | 65 | ST_CAPT_ISP_STREAM, |
3e4748d8 | 66 | ST_CAPT_SUSPENDED, |
5f3cc447 | 67 | ST_CAPT_SHUT, |
e9e21083 | 68 | ST_CAPT_BUSY, |
131b6c61 | 69 | ST_CAPT_APPLY_CFG, |
ee7160e5 | 70 | ST_CAPT_JPEG, |
5fd8f738 SN |
71 | }; |
72 | ||
e9e21083 | 73 | #define fimc_m2m_active(dev) test_bit(ST_M2M_RUN, &(dev)->state) |
5fd8f738 SN |
74 | #define fimc_m2m_pending(dev) test_bit(ST_M2M_PEND, &(dev)->state) |
75 | ||
5f3cc447 SN |
76 | #define fimc_capture_running(dev) test_bit(ST_CAPT_RUN, &(dev)->state) |
77 | #define fimc_capture_pending(dev) test_bit(ST_CAPT_PEND, &(dev)->state) | |
e9e21083 | 78 | #define fimc_capture_busy(dev) test_bit(ST_CAPT_BUSY, &(dev)->state) |
5f3cc447 | 79 | |
5fd8f738 | 80 | enum fimc_datapath { |
5f3cc447 | 81 | FIMC_CAMERA, |
5fd8f738 SN |
82 | FIMC_DMA, |
83 | FIMC_LCDFIFO, | |
84 | FIMC_WRITEBACK | |
85 | }; | |
86 | ||
87 | enum fimc_color_fmt { | |
548aafcd | 88 | S5P_FIMC_RGB565 = 0x10, |
5fd8f738 SN |
89 | S5P_FIMC_RGB666, |
90 | S5P_FIMC_RGB888, | |
548aafcd SN |
91 | S5P_FIMC_RGB30_LOCAL, |
92 | S5P_FIMC_YCBCR420 = 0x20, | |
5fd8f738 SN |
93 | S5P_FIMC_YCBYCR422, |
94 | S5P_FIMC_YCRYCB422, | |
95 | S5P_FIMC_CBYCRY422, | |
96 | S5P_FIMC_CRYCBY422, | |
5fd8f738 | 97 | S5P_FIMC_YCBCR444_LOCAL, |
237e0265 | 98 | S5P_FIMC_JPEG = 0x40, |
5fd8f738 SN |
99 | }; |
100 | ||
237e0265 SN |
101 | #define fimc_fmt_is_rgb(x) (!!((x) & 0x10)) |
102 | #define fimc_fmt_is_jpeg(x) (!!((x) & 0x40)) | |
548aafcd | 103 | |
4db5e27e SN |
104 | #define IS_M2M(__strt) ((__strt) == V4L2_BUF_TYPE_VIDEO_OUTPUT_MPLANE || \ |
105 | __strt == V4L2_BUF_TYPE_VIDEO_CAPTURE_MPLANE) | |
106 | ||
5fd8f738 SN |
107 | /* Cb/Cr chrominance components order for 2 plane Y/CbCr 4:2:2 formats. */ |
108 | #define S5P_FIMC_LSB_CRCB S5P_CIOCTRL_ORDER422_2P_LSB_CRCB | |
109 | ||
110 | /* The embedded image effect selection */ | |
111 | #define S5P_FIMC_EFFECT_ORIGINAL S5P_CIIMGEFF_FIN_BYPASS | |
112 | #define S5P_FIMC_EFFECT_ARBITRARY S5P_CIIMGEFF_FIN_ARBITRARY | |
113 | #define S5P_FIMC_EFFECT_NEGATIVE S5P_CIIMGEFF_FIN_NEGATIVE | |
114 | #define S5P_FIMC_EFFECT_ARTFREEZE S5P_CIIMGEFF_FIN_ARTFREEZE | |
115 | #define S5P_FIMC_EFFECT_EMBOSSING S5P_CIIMGEFF_FIN_EMBOSSING | |
116 | #define S5P_FIMC_EFFECT_SIKHOUETTE S5P_CIIMGEFF_FIN_SILHOUETTE | |
117 | ||
118 | /* The hardware context state. */ | |
548aafcd SN |
119 | #define FIMC_PARAMS (1 << 0) |
120 | #define FIMC_SRC_ADDR (1 << 1) | |
121 | #define FIMC_DST_ADDR (1 << 2) | |
122 | #define FIMC_SRC_FMT (1 << 3) | |
123 | #define FIMC_DST_FMT (1 << 4) | |
237e0265 SN |
124 | #define FIMC_DST_CROP (1 << 5) |
125 | #define FIMC_CTX_M2M (1 << 16) | |
126 | #define FIMC_CTX_CAP (1 << 17) | |
127 | #define FIMC_CTX_SHUT (1 << 18) | |
5fd8f738 SN |
128 | |
129 | /* Image conversion flags */ | |
130 | #define FIMC_IN_DMA_ACCESS_TILED (1 << 0) | |
131 | #define FIMC_IN_DMA_ACCESS_LINEAR (0 << 0) | |
132 | #define FIMC_OUT_DMA_ACCESS_TILED (1 << 1) | |
133 | #define FIMC_OUT_DMA_ACCESS_LINEAR (0 << 1) | |
134 | #define FIMC_SCAN_MODE_PROGRESSIVE (0 << 2) | |
135 | #define FIMC_SCAN_MODE_INTERLACED (1 << 2) | |
548aafcd SN |
136 | /* |
137 | * YCbCr data dynamic range for RGB-YUV color conversion. | |
138 | * Y/Cb/Cr: (0 ~ 255) */ | |
5fd8f738 SN |
139 | #define FIMC_COLOR_RANGE_WIDE (0 << 3) |
140 | /* Y (16 ~ 235), Cb/Cr (16 ~ 240) */ | |
141 | #define FIMC_COLOR_RANGE_NARROW (1 << 3) | |
142 | ||
5fd8f738 SN |
143 | /** |
144 | * struct fimc_fmt - the driver's internal color format data | |
5f3cc447 | 145 | * @mbus_code: Media Bus pixel code, -1 if not applicable |
5fd8f738 | 146 | * @name: format description |
5f3cc447 | 147 | * @fourcc: the fourcc code for this format, 0 if not applicable |
5fd8f738 | 148 | * @color: the corresponding fimc_color_fmt |
ef7af59b SN |
149 | * @memplanes: number of physically non-contiguous data planes |
150 | * @colplanes: number of physically contiguous data planes | |
3495dcef SN |
151 | * @depth: per plane driver's private 'number of bits per pixel' |
152 | * @flags: flags indicating which operation mode format applies to | |
5fd8f738 SN |
153 | */ |
154 | struct fimc_fmt { | |
5f3cc447 | 155 | enum v4l2_mbus_pixelcode mbus_code; |
5fd8f738 SN |
156 | char *name; |
157 | u32 fourcc; | |
158 | u32 color; | |
ef7af59b SN |
159 | u16 memplanes; |
160 | u16 colplanes; | |
161 | u8 depth[VIDEO_MAX_PLANES]; | |
5f3cc447 SN |
162 | u16 flags; |
163 | #define FMT_FLAGS_CAM (1 << 0) | |
164 | #define FMT_FLAGS_M2M (1 << 1) | |
5fd8f738 SN |
165 | }; |
166 | ||
167 | /** | |
168 | * struct fimc_dma_offset - pixel offset information for DMA | |
169 | * @y_h: y value horizontal offset | |
170 | * @y_v: y value vertical offset | |
171 | * @cb_h: cb value horizontal offset | |
172 | * @cb_v: cb value vertical offset | |
173 | * @cr_h: cr value horizontal offset | |
174 | * @cr_v: cr value vertical offset | |
175 | */ | |
176 | struct fimc_dma_offset { | |
177 | int y_h; | |
178 | int y_v; | |
179 | int cb_h; | |
180 | int cb_v; | |
181 | int cr_h; | |
182 | int cr_v; | |
183 | }; | |
184 | ||
185 | /** | |
3495dcef | 186 | * struct fimc_effect - color effect information |
5fd8f738 SN |
187 | * @type: effect type |
188 | * @pat_cb: cr value when type is "arbitrary" | |
189 | * @pat_cr: cr value when type is "arbitrary" | |
190 | */ | |
191 | struct fimc_effect { | |
192 | u32 type; | |
193 | u8 pat_cb; | |
194 | u8 pat_cr; | |
195 | }; | |
196 | ||
197 | /** | |
198 | * struct fimc_scaler - the configuration data for FIMC inetrnal scaler | |
548aafcd SN |
199 | * @scaleup_h: flag indicating scaling up horizontally |
200 | * @scaleup_v: flag indicating scaling up vertically | |
201 | * @copy_mode: flag indicating transparent DMA transfer (no scaling | |
202 | * and color format conversion) | |
203 | * @enabled: flag indicating if the scaler is used | |
5fd8f738 SN |
204 | * @hfactor: horizontal shift factor |
205 | * @vfactor: vertical shift factor | |
206 | * @pre_hratio: horizontal ratio of the prescaler | |
207 | * @pre_vratio: vertical ratio of the prescaler | |
208 | * @pre_dst_width: the prescaler's destination width | |
209 | * @pre_dst_height: the prescaler's destination height | |
5fd8f738 SN |
210 | * @main_hratio: the main scaler's horizontal ratio |
211 | * @main_vratio: the main scaler's vertical ratio | |
548aafcd SN |
212 | * @real_width: source pixel (width - offset) |
213 | * @real_height: source pixel (height - offset) | |
5fd8f738 SN |
214 | */ |
215 | struct fimc_scaler { | |
dda7ae78 SN |
216 | unsigned int scaleup_h:1; |
217 | unsigned int scaleup_v:1; | |
218 | unsigned int copy_mode:1; | |
219 | unsigned int enabled:1; | |
5fd8f738 SN |
220 | u32 hfactor; |
221 | u32 vfactor; | |
222 | u32 pre_hratio; | |
223 | u32 pre_vratio; | |
224 | u32 pre_dst_width; | |
225 | u32 pre_dst_height; | |
5fd8f738 SN |
226 | u32 main_hratio; |
227 | u32 main_vratio; | |
228 | u32 real_width; | |
229 | u32 real_height; | |
5fd8f738 SN |
230 | }; |
231 | ||
232 | /** | |
233 | * struct fimc_addr - the FIMC physical address set for DMA | |
5fd8f738 SN |
234 | * @y: luminance plane physical address |
235 | * @cb: Cb plane physical address | |
236 | * @cr: Cr plane physical address | |
237 | */ | |
238 | struct fimc_addr { | |
239 | u32 y; | |
240 | u32 cb; | |
241 | u32 cr; | |
242 | }; | |
243 | ||
244 | /** | |
245 | * struct fimc_vid_buffer - the driver's video buffer | |
5f3cc447 | 246 | * @vb: v4l videobuf buffer |
3495dcef | 247 | * @list: linked list structure for buffer queue |
5f3cc447 SN |
248 | * @paddr: precalculated physical address set |
249 | * @index: buffer index for the output DMA engine | |
5fd8f738 SN |
250 | */ |
251 | struct fimc_vid_buffer { | |
2dab38e2 SN |
252 | struct vb2_buffer vb; |
253 | struct list_head list; | |
5f3cc447 SN |
254 | struct fimc_addr paddr; |
255 | int index; | |
5fd8f738 SN |
256 | }; |
257 | ||
258 | /** | |
548aafcd | 259 | * struct fimc_frame - source/target frame properties |
5fd8f738 SN |
260 | * @f_width: image full width (virtual screen size) |
261 | * @f_height: image full height (virtual screen size) | |
262 | * @o_width: original image width as set by S_FMT | |
263 | * @o_height: original image height as set by S_FMT | |
264 | * @offs_h: image horizontal pixel offset | |
265 | * @offs_v: image vertical pixel offset | |
266 | * @width: image pixel width | |
267 | * @height: image pixel weight | |
ef7af59b | 268 | * @payload: image size in bytes (w x h x bpp) |
3495dcef | 269 | * @paddr: image frame buffer physical addresses |
5fd8f738 | 270 | * @dma_offset: DMA offset in bytes |
3495dcef | 271 | * @fmt: fimc color format pointer |
5fd8f738 SN |
272 | */ |
273 | struct fimc_frame { | |
274 | u32 f_width; | |
275 | u32 f_height; | |
276 | u32 o_width; | |
277 | u32 o_height; | |
278 | u32 offs_h; | |
279 | u32 offs_v; | |
280 | u32 width; | |
281 | u32 height; | |
ef7af59b | 282 | unsigned long payload[VIDEO_MAX_PLANES]; |
5fd8f738 SN |
283 | struct fimc_addr paddr; |
284 | struct fimc_dma_offset dma_offset; | |
285 | struct fimc_fmt *fmt; | |
286 | }; | |
287 | ||
288 | /** | |
289 | * struct fimc_m2m_device - v4l2 memory-to-memory device data | |
290 | * @vfd: the video device node for v4l2 m2m mode | |
5fd8f738 SN |
291 | * @m2m_dev: v4l2 memory-to-memory device data |
292 | * @ctx: hardware context data | |
293 | * @refcnt: the reference counter | |
294 | */ | |
295 | struct fimc_m2m_device { | |
296 | struct video_device *vfd; | |
5fd8f738 SN |
297 | struct v4l2_m2m_dev *m2m_dev; |
298 | struct fimc_ctx *ctx; | |
299 | int refcnt; | |
300 | }; | |
301 | ||
237e0265 SN |
302 | #define FIMC_SD_PAD_SINK 0 |
303 | #define FIMC_SD_PAD_SOURCE 1 | |
304 | #define FIMC_SD_PADS_NUM 2 | |
305 | ||
5f3cc447 SN |
306 | /** |
307 | * struct fimc_vid_cap - camera capture device information | |
308 | * @ctx: hardware context data | |
309 | * @vfd: video device node for camera capture mode | |
237e0265 | 310 | * @subdev: subdev exposing the FIMC processing block |
574e1717 | 311 | * @vd_pad: fimc video capture node pad |
237e0265 SN |
312 | * @sd_pads: fimc video processing block pads |
313 | * @mf: media bus format at the FIMC camera input (and the scaler output) pad | |
5f3cc447 SN |
314 | * @pending_buf_q: the pending buffer queue head |
315 | * @active_buf_q: the queue head of buffers scheduled in hardware | |
316 | * @vbq: the capture am video buffer queue | |
317 | * @active_buf_cnt: number of video buffers scheduled in hardware | |
318 | * @buf_index: index for managing the output DMA buffers | |
319 | * @frame_count: the frame counter for statistics | |
320 | * @reqbufs_count: the number of buffers requested in REQBUFS ioctl | |
321 | * @input_index: input (camera sensor) index | |
322 | * @refcnt: driver's private reference counter | |
d09a7dc8 | 323 | * @input: capture input type, grp_id of the attached subdev |
d3953223 | 324 | * @user_subdev_api: true if subdevs are not configured by the host driver |
5f3cc447 SN |
325 | */ |
326 | struct fimc_vid_cap { | |
327 | struct fimc_ctx *ctx; | |
2dab38e2 | 328 | struct vb2_alloc_ctx *alloc_ctx; |
5f3cc447 | 329 | struct video_device *vfd; |
237e0265 | 330 | struct v4l2_subdev *subdev; |
574e1717 | 331 | struct media_pad vd_pad; |
237e0265 SN |
332 | struct v4l2_mbus_framefmt mf; |
333 | struct media_pad sd_pads[FIMC_SD_PADS_NUM]; | |
5f3cc447 SN |
334 | struct list_head pending_buf_q; |
335 | struct list_head active_buf_q; | |
2dab38e2 | 336 | struct vb2_queue vbq; |
5f3cc447 SN |
337 | int active_buf_cnt; |
338 | int buf_index; | |
339 | unsigned int frame_count; | |
340 | unsigned int reqbufs_count; | |
341 | int input_index; | |
342 | int refcnt; | |
d09a7dc8 | 343 | u32 input; |
d3953223 | 344 | bool user_subdev_api; |
5f3cc447 SN |
345 | }; |
346 | ||
a7d5bbcf SN |
347 | /** |
348 | * struct fimc_pix_limit - image pixel size limits in various IP configurations | |
349 | * | |
350 | * @scaler_en_w: max input pixel width when the scaler is enabled | |
351 | * @scaler_dis_w: max input pixel width when the scaler is disabled | |
352 | * @in_rot_en_h: max input width with the input rotator is on | |
353 | * @in_rot_dis_w: max input width with the input rotator is off | |
354 | * @out_rot_en_w: max output width with the output rotator on | |
355 | * @out_rot_dis_w: max output width with the output rotator off | |
356 | */ | |
357 | struct fimc_pix_limit { | |
358 | u16 scaler_en_w; | |
359 | u16 scaler_dis_w; | |
360 | u16 in_rot_en_h; | |
361 | u16 in_rot_dis_w; | |
362 | u16 out_rot_en_w; | |
363 | u16 out_rot_dis_w; | |
364 | }; | |
365 | ||
5fd8f738 SN |
366 | /** |
367 | * struct samsung_fimc_variant - camera interface variant information | |
368 | * | |
369 | * @pix_hoff: indicate whether horizontal offset is in pixels or in bytes | |
370 | * @has_inp_rot: set if has input rotator | |
371 | * @has_out_rot: set if has output rotator | |
798174ab | 372 | * @has_cistatus2: 1 if CISTATUS2 register is present in this IP revision |
b241c6d6 HK |
373 | * @has_mainscaler_ext: 1 if extended mainscaler ratios in CIEXTEN register |
374 | * are present in this IP revision | |
d3953223 | 375 | * @has_cam_if: set if this instance has a camera input interface |
a7d5bbcf | 376 | * @pix_limit: pixel size constraints for the scaler |
5fd8f738 SN |
377 | * @min_inp_pixsize: minimum input pixel size |
378 | * @min_out_pixsize: minimum output pixel size | |
a7d5bbcf | 379 | * @hor_offs_align: horizontal pixel offset aligment |
9c63afcb | 380 | * @min_vsize_align: minimum vertical pixel size alignment |
a7d5bbcf | 381 | * @out_buf_count: the number of buffers in output DMA sequence |
5fd8f738 SN |
382 | */ |
383 | struct samsung_fimc_variant { | |
384 | unsigned int pix_hoff:1; | |
385 | unsigned int has_inp_rot:1; | |
386 | unsigned int has_out_rot:1; | |
798174ab | 387 | unsigned int has_cistatus2:1; |
b241c6d6 | 388 | unsigned int has_mainscaler_ext:1; |
d3953223 | 389 | unsigned int has_cam_if:1; |
a7d5bbcf | 390 | struct fimc_pix_limit *pix_limit; |
5fd8f738 SN |
391 | u16 min_inp_pixsize; |
392 | u16 min_out_pixsize; | |
a7d5bbcf | 393 | u16 hor_offs_align; |
9c63afcb | 394 | u16 min_vsize_align; |
a7d5bbcf | 395 | u16 out_buf_count; |
5fd8f738 SN |
396 | }; |
397 | ||
398 | /** | |
548aafcd | 399 | * struct samsung_fimc_driverdata - per device type driver data for init time. |
5fd8f738 SN |
400 | * |
401 | * @variant: the variant information for this driver. | |
402 | * @dev_cnt: number of fimc sub-devices available in SoC | |
5f3cc447 | 403 | * @lclk_frequency: fimc bus clock frequency |
5fd8f738 SN |
404 | */ |
405 | struct samsung_fimc_driverdata { | |
406 | struct samsung_fimc_variant *variant[FIMC_MAX_DEVS]; | |
5f3cc447 | 407 | unsigned long lclk_frequency; |
a7d5bbcf | 408 | int num_entities; |
5fd8f738 SN |
409 | }; |
410 | ||
d3953223 SN |
411 | struct fimc_pipeline { |
412 | struct media_pipeline *pipe; | |
413 | struct v4l2_subdev *sensor; | |
414 | struct v4l2_subdev *csis; | |
415 | }; | |
416 | ||
5fd8f738 SN |
417 | struct fimc_ctx; |
418 | ||
419 | /** | |
548aafcd | 420 | * struct fimc_dev - abstraction for FIMC entity |
5fd8f738 SN |
421 | * @slock: the spinlock protecting this data structure |
422 | * @lock: the mutex protecting this data structure | |
423 | * @pdev: pointer to the FIMC platform device | |
5f3cc447 | 424 | * @pdata: pointer to the device platform data |
3495dcef | 425 | * @variant: the IP variant information |
a25be18d SN |
426 | * @id: FIMC device index (0..FIMC_MAX_DEVS) |
427 | * @num_clocks: the number of clocks managed by this device instance | |
3495dcef | 428 | * @clock: clocks required for FIMC operation |
5fd8f738 SN |
429 | * @regs: the mapped hardware registers |
430 | * @regs_res: the resource claimed for IO registers | |
3495dcef SN |
431 | * @irq: FIMC interrupt number |
432 | * @irq_queue: interrupt handler waitqueue | |
30c9939d | 433 | * @v4l2_dev: root v4l2_device |
5fd8f738 | 434 | * @m2m: memory-to-memory V4L2 device information |
5f3cc447 SN |
435 | * @vid_cap: camera capture device information |
436 | * @state: flags used to synchronize m2m and capture mode operation | |
3495dcef | 437 | * @alloc_ctx: videobuf2 memory allocator context |
d3953223 | 438 | * @pipeline: fimc video capture pipeline data structure |
5fd8f738 SN |
439 | */ |
440 | struct fimc_dev { | |
441 | spinlock_t slock; | |
442 | struct mutex lock; | |
443 | struct platform_device *pdev; | |
df7e09a3 | 444 | struct s5p_platform_fimc *pdata; |
5fd8f738 | 445 | struct samsung_fimc_variant *variant; |
a25be18d SN |
446 | u16 id; |
447 | u16 num_clocks; | |
448 | struct clk *clock[MAX_FIMC_CLOCKS]; | |
5fd8f738 SN |
449 | void __iomem *regs; |
450 | struct resource *regs_res; | |
451 | int irq; | |
5f3cc447 | 452 | wait_queue_head_t irq_queue; |
30c9939d | 453 | struct v4l2_device *v4l2_dev; |
5fd8f738 | 454 | struct fimc_m2m_device m2m; |
5f3cc447 | 455 | struct fimc_vid_cap vid_cap; |
5fd8f738 | 456 | unsigned long state; |
2dab38e2 | 457 | struct vb2_alloc_ctx *alloc_ctx; |
d3953223 | 458 | struct fimc_pipeline pipeline; |
5fd8f738 SN |
459 | }; |
460 | ||
461 | /** | |
462 | * fimc_ctx - the device context data | |
3495dcef | 463 | * @slock: spinlock protecting this data structure |
5fd8f738 SN |
464 | * @s_frame: source frame properties |
465 | * @d_frame: destination frame properties | |
466 | * @out_order_1p: output 1-plane YCBCR order | |
467 | * @out_order_2p: output 2-plane YCBCR order | |
468 | * @in_order_1p input 1-plane YCBCR order | |
469 | * @in_order_2p: input 2-plane YCBCR order | |
470 | * @in_path: input mode (DMA or camera) | |
471 | * @out_path: output mode (DMA or FIFO) | |
472 | * @scaler: image scaler properties | |
473 | * @effect: image effect | |
474 | * @rotation: image clockwise rotation in degrees | |
131b6c61 SN |
475 | * @hflip: indicates image horizontal flip if set |
476 | * @vflip: indicates image vertical flip if set | |
548aafcd | 477 | * @flags: additional flags for image conversion |
5fd8f738 SN |
478 | * @state: flags to keep track of user configuration |
479 | * @fimc_dev: the FIMC device this context applies to | |
480 | * @m2m_ctx: memory-to-memory device context | |
e578588e | 481 | * @fh: v4l2 file handle |
131b6c61 SN |
482 | * @ctrl_handler: v4l2 controls handler |
483 | * @ctrl_rotate image rotation control | |
484 | * @ctrl_hflip horizontal flip control | |
485 | * @ctrl_vflip vartical flip control | |
486 | * @ctrls_rdy: true if the control handler is initialized | |
5fd8f738 SN |
487 | */ |
488 | struct fimc_ctx { | |
489 | spinlock_t slock; | |
490 | struct fimc_frame s_frame; | |
491 | struct fimc_frame d_frame; | |
492 | u32 out_order_1p; | |
493 | u32 out_order_2p; | |
494 | u32 in_order_1p; | |
495 | u32 in_order_2p; | |
496 | enum fimc_datapath in_path; | |
497 | enum fimc_datapath out_path; | |
498 | struct fimc_scaler scaler; | |
499 | struct fimc_effect effect; | |
500 | int rotation; | |
131b6c61 SN |
501 | unsigned int hflip:1; |
502 | unsigned int vflip:1; | |
5fd8f738 SN |
503 | u32 flags; |
504 | u32 state; | |
505 | struct fimc_dev *fimc_dev; | |
506 | struct v4l2_m2m_ctx *m2m_ctx; | |
e578588e | 507 | struct v4l2_fh fh; |
131b6c61 SN |
508 | struct v4l2_ctrl_handler ctrl_handler; |
509 | struct v4l2_ctrl *ctrl_rotate; | |
510 | struct v4l2_ctrl *ctrl_hflip; | |
511 | struct v4l2_ctrl *ctrl_vflip; | |
512 | bool ctrls_rdy; | |
5fd8f738 SN |
513 | }; |
514 | ||
e578588e SN |
515 | #define fh_to_ctx(__fh) container_of(__fh, struct fimc_ctx, fh) |
516 | ||
237e0265 SN |
517 | static inline void set_frame_bounds(struct fimc_frame *f, u32 width, u32 height) |
518 | { | |
519 | f->o_width = width; | |
520 | f->o_height = height; | |
521 | f->f_width = width; | |
522 | f->f_height = height; | |
523 | } | |
524 | ||
525 | static inline void set_frame_crop(struct fimc_frame *f, | |
526 | u32 left, u32 top, u32 width, u32 height) | |
527 | { | |
528 | f->offs_h = left; | |
529 | f->offs_v = top; | |
530 | f->width = width; | |
531 | f->height = height; | |
532 | } | |
533 | ||
534 | static inline u32 fimc_get_format_depth(struct fimc_fmt *ff) | |
535 | { | |
536 | u32 i, depth = 0; | |
537 | ||
538 | if (ff != NULL) | |
539 | for (i = 0; i < ff->colplanes; i++) | |
540 | depth += ff->depth[i]; | |
541 | return depth; | |
542 | } | |
543 | ||
4ecbf5d1 SN |
544 | static inline bool fimc_capture_active(struct fimc_dev *fimc) |
545 | { | |
546 | unsigned long flags; | |
547 | bool ret; | |
548 | ||
549 | spin_lock_irqsave(&fimc->slock, flags); | |
550 | ret = !!(fimc->state & (1 << ST_CAPT_RUN) || | |
551 | fimc->state & (1 << ST_CAPT_PEND)); | |
552 | spin_unlock_irqrestore(&fimc->slock, flags); | |
553 | return ret; | |
554 | } | |
555 | ||
556 | static inline void fimc_ctx_state_lock_set(u32 state, struct fimc_ctx *ctx) | |
557 | { | |
558 | unsigned long flags; | |
559 | ||
560 | spin_lock_irqsave(&ctx->slock, flags); | |
561 | ctx->state |= state; | |
562 | spin_unlock_irqrestore(&ctx->slock, flags); | |
563 | } | |
564 | ||
565 | static inline bool fimc_ctx_state_is_set(u32 mask, struct fimc_ctx *ctx) | |
566 | { | |
567 | unsigned long flags; | |
568 | bool ret; | |
569 | ||
570 | spin_lock_irqsave(&ctx->slock, flags); | |
571 | ret = (ctx->state & mask) == mask; | |
572 | spin_unlock_irqrestore(&ctx->slock, flags); | |
573 | return ret; | |
574 | } | |
575 | ||
5fd8f738 SN |
576 | static inline int tiled_fmt(struct fimc_fmt *fmt) |
577 | { | |
ef7af59b | 578 | return fmt->fourcc == V4L2_PIX_FMT_NV12MT; |
5fd8f738 SN |
579 | } |
580 | ||
581 | static inline void fimc_hw_clear_irq(struct fimc_dev *dev) | |
582 | { | |
583 | u32 cfg = readl(dev->regs + S5P_CIGCTRL); | |
584 | cfg |= S5P_CIGCTRL_IRQ_CLR; | |
585 | writel(cfg, dev->regs + S5P_CIGCTRL); | |
586 | } | |
587 | ||
548aafcd | 588 | static inline void fimc_hw_enable_scaler(struct fimc_dev *dev, bool on) |
5fd8f738 SN |
589 | { |
590 | u32 cfg = readl(dev->regs + S5P_CISCCTRL); | |
548aafcd SN |
591 | if (on) |
592 | cfg |= S5P_CISCCTRL_SCALERSTART; | |
593 | else | |
594 | cfg &= ~S5P_CISCCTRL_SCALERSTART; | |
5fd8f738 SN |
595 | writel(cfg, dev->regs + S5P_CISCCTRL); |
596 | } | |
597 | ||
548aafcd | 598 | static inline void fimc_hw_activate_input_dma(struct fimc_dev *dev, bool on) |
5fd8f738 | 599 | { |
548aafcd SN |
600 | u32 cfg = readl(dev->regs + S5P_MSCTRL); |
601 | if (on) | |
602 | cfg |= S5P_MSCTRL_ENVID; | |
603 | else | |
604 | cfg &= ~S5P_MSCTRL_ENVID; | |
605 | writel(cfg, dev->regs + S5P_MSCTRL); | |
5fd8f738 SN |
606 | } |
607 | ||
608 | static inline void fimc_hw_dis_capture(struct fimc_dev *dev) | |
609 | { | |
610 | u32 cfg = readl(dev->regs + S5P_CIIMGCPT); | |
611 | cfg &= ~(S5P_CIIMGCPT_IMGCPTEN | S5P_CIIMGCPT_IMGCPTEN_SC); | |
612 | writel(cfg, dev->regs + S5P_CIIMGCPT); | |
613 | } | |
614 | ||
a7d5bbcf SN |
615 | /** |
616 | * fimc_hw_set_dma_seq - configure output DMA buffer sequence | |
617 | * @mask: each bit corresponds to one of 32 output buffer registers set | |
618 | * 1 to include buffer in the sequence, 0 to disable | |
619 | * | |
620 | * This function mask output DMA ring buffers, i.e. it allows to configure | |
621 | * which of the output buffer address registers will be used by the DMA | |
622 | * engine. | |
623 | */ | |
624 | static inline void fimc_hw_set_dma_seq(struct fimc_dev *dev, u32 mask) | |
625 | { | |
626 | writel(mask, dev->regs + S5P_CIFCNTSEQ); | |
627 | } | |
628 | ||
548aafcd SN |
629 | static inline struct fimc_frame *ctx_get_frame(struct fimc_ctx *ctx, |
630 | enum v4l2_buf_type type) | |
03e30ca5 PO |
631 | { |
632 | struct fimc_frame *frame; | |
633 | ||
ef7af59b | 634 | if (V4L2_BUF_TYPE_VIDEO_OUTPUT_MPLANE == type) { |
4ecbf5d1 | 635 | if (fimc_ctx_state_is_set(FIMC_CTX_M2M, ctx)) |
5f3cc447 SN |
636 | frame = &ctx->s_frame; |
637 | else | |
638 | return ERR_PTR(-EINVAL); | |
ef7af59b | 639 | } else if (V4L2_BUF_TYPE_VIDEO_CAPTURE_MPLANE == type) { |
03e30ca5 PO |
640 | frame = &ctx->d_frame; |
641 | } else { | |
30c9939d | 642 | v4l2_err(ctx->fimc_dev->v4l2_dev, |
03e30ca5 PO |
643 | "Wrong buffer/video queue type (%d)\n", type); |
644 | return ERR_PTR(-EINVAL); | |
645 | } | |
646 | ||
647 | return frame; | |
648 | } | |
649 | ||
798174ab | 650 | /* Return an index to the buffer actually being written. */ |
5f3cc447 SN |
651 | static inline u32 fimc_hw_get_frame_index(struct fimc_dev *dev) |
652 | { | |
798174ab SN |
653 | u32 reg; |
654 | ||
655 | if (dev->variant->has_cistatus2) { | |
656 | reg = readl(dev->regs + S5P_CISTATUS2) & 0x3F; | |
657 | return reg > 0 ? --reg : reg; | |
658 | } else { | |
659 | reg = readl(dev->regs + S5P_CISTATUS); | |
660 | return (reg & S5P_CISTATUS_FRAMECNT_MASK) >> | |
661 | S5P_CISTATUS_FRAMECNT_SHIFT; | |
662 | } | |
5f3cc447 SN |
663 | } |
664 | ||
5fd8f738 SN |
665 | /* -----------------------------------------------------*/ |
666 | /* fimc-reg.c */ | |
548aafcd | 667 | void fimc_hw_reset(struct fimc_dev *fimc); |
5fd8f738 SN |
668 | void fimc_hw_set_rotation(struct fimc_ctx *ctx); |
669 | void fimc_hw_set_target_format(struct fimc_ctx *ctx); | |
670 | void fimc_hw_set_out_dma(struct fimc_ctx *ctx); | |
548aafcd SN |
671 | void fimc_hw_en_lastirq(struct fimc_dev *fimc, int enable); |
672 | void fimc_hw_en_irq(struct fimc_dev *fimc, int enable); | |
b241c6d6 HK |
673 | void fimc_hw_set_prescaler(struct fimc_ctx *ctx); |
674 | void fimc_hw_set_mainscaler(struct fimc_ctx *ctx); | |
5fd8f738 | 675 | void fimc_hw_en_capture(struct fimc_ctx *ctx); |
ee7160e5 | 676 | void fimc_hw_set_effect(struct fimc_ctx *ctx, bool active); |
5fd8f738 SN |
677 | void fimc_hw_set_in_dma(struct fimc_ctx *ctx); |
678 | void fimc_hw_set_input_path(struct fimc_ctx *ctx); | |
679 | void fimc_hw_set_output_path(struct fimc_ctx *ctx); | |
548aafcd SN |
680 | void fimc_hw_set_input_addr(struct fimc_dev *fimc, struct fimc_addr *paddr); |
681 | void fimc_hw_set_output_addr(struct fimc_dev *fimc, struct fimc_addr *paddr, | |
ef7af59b | 682 | int index); |
5f3cc447 | 683 | int fimc_hw_set_camera_source(struct fimc_dev *fimc, |
df7e09a3 | 684 | struct s5p_fimc_isp_info *cam); |
5f3cc447 SN |
685 | int fimc_hw_set_camera_offset(struct fimc_dev *fimc, struct fimc_frame *f); |
686 | int fimc_hw_set_camera_polarity(struct fimc_dev *fimc, | |
df7e09a3 | 687 | struct s5p_fimc_isp_info *cam); |
5f3cc447 | 688 | int fimc_hw_set_camera_type(struct fimc_dev *fimc, |
df7e09a3 | 689 | struct s5p_fimc_isp_info *cam); |
5f3cc447 SN |
690 | |
691 | /* -----------------------------------------------------*/ | |
692 | /* fimc-core.c */ | |
ef7af59b SN |
693 | int fimc_vidioc_enum_fmt_mplane(struct file *file, void *priv, |
694 | struct v4l2_fmtdesc *f); | |
131b6c61 SN |
695 | int fimc_ctrls_create(struct fimc_ctx *ctx); |
696 | void fimc_ctrls_delete(struct fimc_ctx *ctx); | |
697 | void fimc_ctrls_activate(struct fimc_ctx *ctx, bool active); | |
e578588e | 698 | int fimc_fill_format(struct fimc_frame *frame, struct v4l2_format *f); |
4db5e27e SN |
699 | void fimc_adjust_mplane_format(struct fimc_fmt *fmt, u32 width, u32 height, |
700 | struct v4l2_pix_format_mplane *pix); | |
cf52df8a SN |
701 | struct fimc_fmt *fimc_find_format(u32 *pixelformat, u32 *mbus_code, |
702 | unsigned int mask, int index); | |
5f3cc447 | 703 | |
ee7160e5 SN |
704 | int fimc_check_scaler_ratio(struct fimc_ctx *ctx, int sw, int sh, |
705 | int dw, int dh, int rotation); | |
5f3cc447 SN |
706 | int fimc_set_scaler_info(struct fimc_ctx *ctx); |
707 | int fimc_prepare_config(struct fimc_ctx *ctx, u32 flags); | |
2dab38e2 | 708 | int fimc_prepare_addr(struct fimc_ctx *ctx, struct vb2_buffer *vb, |
5f3cc447 | 709 | struct fimc_frame *frame, struct fimc_addr *paddr); |
9e803a04 SN |
710 | void fimc_prepare_dma_offset(struct fimc_ctx *ctx, struct fimc_frame *f); |
711 | void fimc_set_yuv_order(struct fimc_ctx *ctx); | |
4db5e27e | 712 | void fimc_fill_frame(struct fimc_frame *frame, struct v4l2_format *f); |
ee7160e5 | 713 | void fimc_capture_irq_handler(struct fimc_dev *fimc, bool done); |
9e803a04 | 714 | |
30c9939d SN |
715 | int fimc_register_m2m_device(struct fimc_dev *fimc, |
716 | struct v4l2_device *v4l2_dev); | |
717 | void fimc_unregister_m2m_device(struct fimc_dev *fimc); | |
d3953223 SN |
718 | int fimc_register_driver(void); |
719 | void fimc_unregister_driver(void); | |
5f3cc447 SN |
720 | |
721 | /* -----------------------------------------------------*/ | |
722 | /* fimc-capture.c */ | |
30c9939d SN |
723 | int fimc_register_capture_device(struct fimc_dev *fimc, |
724 | struct v4l2_device *v4l2_dev); | |
5f3cc447 | 725 | void fimc_unregister_capture_device(struct fimc_dev *fimc); |
131b6c61 | 726 | int fimc_capture_ctrls_create(struct fimc_dev *fimc); |
5f3cc447 SN |
727 | int fimc_vid_cap_buf_queue(struct fimc_dev *fimc, |
728 | struct fimc_vid_buffer *fimc_vb); | |
e1d72f4d SN |
729 | void fimc_sensor_notify(struct v4l2_subdev *sd, unsigned int notification, |
730 | void *arg); | |
e9e21083 SN |
731 | int fimc_capture_suspend(struct fimc_dev *fimc); |
732 | int fimc_capture_resume(struct fimc_dev *fimc); | |
237e0265 | 733 | int fimc_capture_config_update(struct fimc_ctx *ctx); |
548aafcd SN |
734 | |
735 | /* Locking: the caller holds fimc->slock */ | |
736 | static inline void fimc_activate_capture(struct fimc_ctx *ctx) | |
737 | { | |
738 | fimc_hw_enable_scaler(ctx->fimc_dev, ctx->scaler.enabled); | |
739 | fimc_hw_en_capture(ctx); | |
740 | } | |
741 | ||
742 | static inline void fimc_deactivate_capture(struct fimc_dev *fimc) | |
743 | { | |
744 | fimc_hw_en_lastirq(fimc, true); | |
745 | fimc_hw_dis_capture(fimc); | |
746 | fimc_hw_enable_scaler(fimc, false); | |
747 | fimc_hw_en_lastirq(fimc, false); | |
748 | } | |
5fd8f738 | 749 | |
5f3cc447 | 750 | /* |
0295202c | 751 | * Buffer list manipulation functions. Must be called with fimc.slock held. |
5f3cc447 | 752 | */ |
0295202c SN |
753 | |
754 | /** | |
755 | * fimc_active_queue_add - add buffer to the capture active buffers queue | |
756 | * @buf: buffer to add to the active buffers list | |
757 | */ | |
758 | static inline void fimc_active_queue_add(struct fimc_vid_cap *vid_cap, | |
759 | struct fimc_vid_buffer *buf) | |
5f3cc447 | 760 | { |
2dab38e2 | 761 | list_add_tail(&buf->list, &vid_cap->active_buf_q); |
5f3cc447 SN |
762 | vid_cap->active_buf_cnt++; |
763 | } | |
764 | ||
0295202c SN |
765 | /** |
766 | * fimc_active_queue_pop - pop buffer from the capture active buffers queue | |
767 | * | |
768 | * The caller must assure the active_buf_q list is not empty. | |
5f3cc447 | 769 | */ |
0295202c SN |
770 | static inline struct fimc_vid_buffer *fimc_active_queue_pop( |
771 | struct fimc_vid_cap *vid_cap) | |
5f3cc447 SN |
772 | { |
773 | struct fimc_vid_buffer *buf; | |
774 | buf = list_entry(vid_cap->active_buf_q.next, | |
2dab38e2 SN |
775 | struct fimc_vid_buffer, list); |
776 | list_del(&buf->list); | |
5f3cc447 SN |
777 | vid_cap->active_buf_cnt--; |
778 | return buf; | |
779 | } | |
780 | ||
0295202c SN |
781 | /** |
782 | * fimc_pending_queue_add - add buffer to the capture pending buffers queue | |
783 | * @buf: buffer to add to the pending buffers list | |
784 | */ | |
5f3cc447 SN |
785 | static inline void fimc_pending_queue_add(struct fimc_vid_cap *vid_cap, |
786 | struct fimc_vid_buffer *buf) | |
787 | { | |
2dab38e2 | 788 | list_add_tail(&buf->list, &vid_cap->pending_buf_q); |
5f3cc447 SN |
789 | } |
790 | ||
0295202c SN |
791 | /** |
792 | * fimc_pending_queue_pop - pop buffer from the capture pending buffers queue | |
793 | * | |
794 | * The caller must assure the pending_buf_q list is not empty. | |
795 | */ | |
796 | static inline struct fimc_vid_buffer *fimc_pending_queue_pop( | |
797 | struct fimc_vid_cap *vid_cap) | |
5f3cc447 SN |
798 | { |
799 | struct fimc_vid_buffer *buf; | |
800 | buf = list_entry(vid_cap->pending_buf_q.next, | |
2dab38e2 SN |
801 | struct fimc_vid_buffer, list); |
802 | list_del(&buf->list); | |
5f3cc447 SN |
803 | return buf; |
804 | } | |
805 | ||
5fd8f738 | 806 | #endif /* FIMC_CORE_H_ */ |