Commit | Line | Data |
---|---|---|
fa9ff4b1 SO |
1 | /* |
2 | * driver/mfd/asic3.c | |
3 | * | |
4 | * Compaq ASIC3 support. | |
5 | * | |
6 | * This program is free software; you can redistribute it and/or modify | |
7 | * it under the terms of the GNU General Public License version 2 as | |
8 | * published by the Free Software Foundation. | |
9 | * | |
10 | * Copyright 2001 Compaq Computer Corporation. | |
11 | * Copyright 2004-2005 Phil Blundell | |
6f2384c4 | 12 | * Copyright 2007-2008 OpenedHand Ltd. |
fa9ff4b1 SO |
13 | * |
14 | * Authors: Phil Blundell <pb@handhelds.org>, | |
15 | * Samuel Ortiz <sameo@openedhand.com> | |
16 | * | |
17 | */ | |
18 | ||
fa9ff4b1 | 19 | #include <linux/kernel.h> |
9461f65a | 20 | #include <linux/delay.h> |
fa9ff4b1 | 21 | #include <linux/irq.h> |
6f2384c4 | 22 | #include <linux/gpio.h> |
5d4a357d | 23 | #include <linux/export.h> |
fa9ff4b1 | 24 | #include <linux/io.h> |
5a0e3ad6 | 25 | #include <linux/slab.h> |
fa9ff4b1 SO |
26 | #include <linux/spinlock.h> |
27 | #include <linux/platform_device.h> | |
28 | ||
29 | #include <linux/mfd/asic3.h> | |
9461f65a PZ |
30 | #include <linux/mfd/core.h> |
31 | #include <linux/mfd/ds1wm.h> | |
09f05ce8 | 32 | #include <linux/mfd/tmio.h> |
fa9ff4b1 | 33 | |
e956a2a8 PZ |
34 | enum { |
35 | ASIC3_CLOCK_SPI, | |
36 | ASIC3_CLOCK_OWM, | |
37 | ASIC3_CLOCK_PWM0, | |
38 | ASIC3_CLOCK_PWM1, | |
39 | ASIC3_CLOCK_LED0, | |
40 | ASIC3_CLOCK_LED1, | |
41 | ASIC3_CLOCK_LED2, | |
42 | ASIC3_CLOCK_SD_HOST, | |
43 | ASIC3_CLOCK_SD_BUS, | |
44 | ASIC3_CLOCK_SMBUS, | |
45 | ASIC3_CLOCK_EX0, | |
46 | ASIC3_CLOCK_EX1, | |
47 | }; | |
48 | ||
49 | struct asic3_clk { | |
50 | int enabled; | |
51 | unsigned int cdex; | |
52 | unsigned long rate; | |
53 | }; | |
54 | ||
55 | #define INIT_CDEX(_name, _rate) \ | |
56 | [ASIC3_CLOCK_##_name] = { \ | |
57 | .cdex = CLOCK_CDEX_##_name, \ | |
58 | .rate = _rate, \ | |
59 | } | |
60 | ||
59f2ad2e | 61 | static struct asic3_clk asic3_clk_init[] __initdata = { |
e956a2a8 PZ |
62 | INIT_CDEX(SPI, 0), |
63 | INIT_CDEX(OWM, 5000000), | |
64 | INIT_CDEX(PWM0, 0), | |
65 | INIT_CDEX(PWM1, 0), | |
66 | INIT_CDEX(LED0, 0), | |
67 | INIT_CDEX(LED1, 0), | |
68 | INIT_CDEX(LED2, 0), | |
69 | INIT_CDEX(SD_HOST, 24576000), | |
70 | INIT_CDEX(SD_BUS, 12288000), | |
71 | INIT_CDEX(SMBUS, 0), | |
72 | INIT_CDEX(EX0, 32768), | |
73 | INIT_CDEX(EX1, 24576000), | |
74 | }; | |
75 | ||
6f2384c4 SO |
76 | struct asic3 { |
77 | void __iomem *mapping; | |
78 | unsigned int bus_shift; | |
79 | unsigned int irq_nr; | |
80 | unsigned int irq_base; | |
81 | spinlock_t lock; | |
82 | u16 irq_bothedge[4]; | |
83 | struct gpio_chip gpio; | |
84 | struct device *dev; | |
64e8867b | 85 | void __iomem *tmio_cnf; |
e956a2a8 PZ |
86 | |
87 | struct asic3_clk clocks[ARRAY_SIZE(asic3_clk_init)]; | |
6f2384c4 SO |
88 | }; |
89 | ||
90 | static int asic3_gpio_get(struct gpio_chip *chip, unsigned offset); | |
91 | ||
13ca4f66 | 92 | void asic3_write_register(struct asic3 *asic, unsigned int reg, u32 value) |
fa9ff4b1 | 93 | { |
b32661e0 | 94 | iowrite16(value, asic->mapping + |
fa9ff4b1 SO |
95 | (reg >> asic->bus_shift)); |
96 | } | |
13ca4f66 | 97 | EXPORT_SYMBOL_GPL(asic3_write_register); |
fa9ff4b1 | 98 | |
13ca4f66 | 99 | u32 asic3_read_register(struct asic3 *asic, unsigned int reg) |
fa9ff4b1 | 100 | { |
b32661e0 | 101 | return ioread16(asic->mapping + |
fa9ff4b1 SO |
102 | (reg >> asic->bus_shift)); |
103 | } | |
13ca4f66 | 104 | EXPORT_SYMBOL_GPL(asic3_read_register); |
fa9ff4b1 | 105 | |
59f2ad2e | 106 | static void asic3_set_register(struct asic3 *asic, u32 reg, u32 bits, bool set) |
6483c1b5 PZ |
107 | { |
108 | unsigned long flags; | |
109 | u32 val; | |
110 | ||
111 | spin_lock_irqsave(&asic->lock, flags); | |
112 | val = asic3_read_register(asic, reg); | |
113 | if (set) | |
114 | val |= bits; | |
115 | else | |
116 | val &= ~bits; | |
117 | asic3_write_register(asic, reg, val); | |
118 | spin_unlock_irqrestore(&asic->lock, flags); | |
119 | } | |
120 | ||
fa9ff4b1 SO |
121 | /* IRQs */ |
122 | #define MAX_ASIC_ISR_LOOPS 20 | |
3b8139f8 SO |
123 | #define ASIC3_GPIO_BASE_INCR \ |
124 | (ASIC3_GPIO_B_BASE - ASIC3_GPIO_A_BASE) | |
fa9ff4b1 SO |
125 | |
126 | static void asic3_irq_flip_edge(struct asic3 *asic, | |
127 | u32 base, int bit) | |
128 | { | |
129 | u16 edge; | |
130 | unsigned long flags; | |
131 | ||
132 | spin_lock_irqsave(&asic->lock, flags); | |
133 | edge = asic3_read_register(asic, | |
3b8139f8 | 134 | base + ASIC3_GPIO_EDGE_TRIGGER); |
fa9ff4b1 SO |
135 | edge ^= bit; |
136 | asic3_write_register(asic, | |
3b8139f8 | 137 | base + ASIC3_GPIO_EDGE_TRIGGER, edge); |
fa9ff4b1 SO |
138 | spin_unlock_irqrestore(&asic->lock, flags); |
139 | } | |
140 | ||
141 | static void asic3_irq_demux(unsigned int irq, struct irq_desc *desc) | |
142 | { | |
52a7d607 TG |
143 | struct asic3 *asic = irq_desc_get_handler_data(desc); |
144 | struct irq_data *data = irq_desc_get_irq_data(desc); | |
fa9ff4b1 SO |
145 | int iter, i; |
146 | unsigned long flags; | |
fa9ff4b1 | 147 | |
a09aee8b | 148 | data->chip->irq_ack(data); |
fa9ff4b1 SO |
149 | |
150 | for (iter = 0 ; iter < MAX_ASIC_ISR_LOOPS; iter++) { | |
151 | u32 status; | |
152 | int bank; | |
153 | ||
154 | spin_lock_irqsave(&asic->lock, flags); | |
155 | status = asic3_read_register(asic, | |
3b8139f8 | 156 | ASIC3_OFFSET(INTR, P_INT_STAT)); |
fa9ff4b1 SO |
157 | spin_unlock_irqrestore(&asic->lock, flags); |
158 | ||
159 | /* Check all ten register bits */ | |
160 | if ((status & 0x3ff) == 0) | |
161 | break; | |
162 | ||
163 | /* Handle GPIO IRQs */ | |
164 | for (bank = 0; bank < ASIC3_NUM_GPIO_BANKS; bank++) { | |
165 | if (status & (1 << bank)) { | |
166 | unsigned long base, istat; | |
167 | ||
3b8139f8 SO |
168 | base = ASIC3_GPIO_A_BASE |
169 | + bank * ASIC3_GPIO_BASE_INCR; | |
fa9ff4b1 SO |
170 | |
171 | spin_lock_irqsave(&asic->lock, flags); | |
172 | istat = asic3_read_register(asic, | |
173 | base + | |
3b8139f8 | 174 | ASIC3_GPIO_INT_STATUS); |
fa9ff4b1 SO |
175 | /* Clearing IntStatus */ |
176 | asic3_write_register(asic, | |
177 | base + | |
3b8139f8 | 178 | ASIC3_GPIO_INT_STATUS, 0); |
fa9ff4b1 SO |
179 | spin_unlock_irqrestore(&asic->lock, flags); |
180 | ||
181 | for (i = 0; i < ASIC3_GPIOS_PER_BANK; i++) { | |
182 | int bit = (1 << i); | |
183 | unsigned int irqnr; | |
184 | ||
185 | if (!(istat & bit)) | |
186 | continue; | |
187 | ||
188 | irqnr = asic->irq_base + | |
189 | (ASIC3_GPIOS_PER_BANK * bank) | |
190 | + i; | |
52a7d607 | 191 | generic_handle_irq(irqnr); |
fa9ff4b1 SO |
192 | if (asic->irq_bothedge[bank] & bit) |
193 | asic3_irq_flip_edge(asic, base, | |
194 | bit); | |
195 | } | |
196 | } | |
197 | } | |
198 | ||
199 | /* Handle remaining IRQs in the status register */ | |
200 | for (i = ASIC3_NUM_GPIOS; i < ASIC3_NR_IRQS; i++) { | |
201 | /* They start at bit 4 and go up */ | |
52a7d607 TG |
202 | if (status & (1 << (i - ASIC3_NUM_GPIOS + 4))) |
203 | generic_handle_irq(asic->irq_base + i); | |
fa9ff4b1 SO |
204 | } |
205 | } | |
206 | ||
207 | if (iter >= MAX_ASIC_ISR_LOOPS) | |
24f4f2ee | 208 | dev_err(asic->dev, "interrupt processing overrun\n"); |
fa9ff4b1 SO |
209 | } |
210 | ||
211 | static inline int asic3_irq_to_bank(struct asic3 *asic, int irq) | |
212 | { | |
213 | int n; | |
214 | ||
215 | n = (irq - asic->irq_base) >> 4; | |
216 | ||
3b8139f8 | 217 | return (n * (ASIC3_GPIO_B_BASE - ASIC3_GPIO_A_BASE)); |
fa9ff4b1 SO |
218 | } |
219 | ||
220 | static inline int asic3_irq_to_index(struct asic3 *asic, int irq) | |
221 | { | |
222 | return (irq - asic->irq_base) & 0xf; | |
223 | } | |
224 | ||
0f76aaeb | 225 | static void asic3_mask_gpio_irq(struct irq_data *data) |
fa9ff4b1 | 226 | { |
0f76aaeb | 227 | struct asic3 *asic = irq_data_get_irq_chip_data(data); |
fa9ff4b1 SO |
228 | u32 val, bank, index; |
229 | unsigned long flags; | |
230 | ||
0f76aaeb MB |
231 | bank = asic3_irq_to_bank(asic, data->irq); |
232 | index = asic3_irq_to_index(asic, data->irq); | |
fa9ff4b1 SO |
233 | |
234 | spin_lock_irqsave(&asic->lock, flags); | |
3b8139f8 | 235 | val = asic3_read_register(asic, bank + ASIC3_GPIO_MASK); |
fa9ff4b1 | 236 | val |= 1 << index; |
3b8139f8 | 237 | asic3_write_register(asic, bank + ASIC3_GPIO_MASK, val); |
fa9ff4b1 SO |
238 | spin_unlock_irqrestore(&asic->lock, flags); |
239 | } | |
240 | ||
0f76aaeb | 241 | static void asic3_mask_irq(struct irq_data *data) |
fa9ff4b1 | 242 | { |
0f76aaeb | 243 | struct asic3 *asic = irq_data_get_irq_chip_data(data); |
fa9ff4b1 SO |
244 | int regval; |
245 | unsigned long flags; | |
246 | ||
247 | spin_lock_irqsave(&asic->lock, flags); | |
248 | regval = asic3_read_register(asic, | |
3b8139f8 SO |
249 | ASIC3_INTR_BASE + |
250 | ASIC3_INTR_INT_MASK); | |
fa9ff4b1 SO |
251 | |
252 | regval &= ~(ASIC3_INTMASK_MASK0 << | |
0f76aaeb | 253 | (data->irq - (asic->irq_base + ASIC3_NUM_GPIOS))); |
fa9ff4b1 SO |
254 | |
255 | asic3_write_register(asic, | |
3b8139f8 SO |
256 | ASIC3_INTR_BASE + |
257 | ASIC3_INTR_INT_MASK, | |
fa9ff4b1 SO |
258 | regval); |
259 | spin_unlock_irqrestore(&asic->lock, flags); | |
260 | } | |
261 | ||
0f76aaeb | 262 | static void asic3_unmask_gpio_irq(struct irq_data *data) |
fa9ff4b1 | 263 | { |
0f76aaeb | 264 | struct asic3 *asic = irq_data_get_irq_chip_data(data); |
fa9ff4b1 SO |
265 | u32 val, bank, index; |
266 | unsigned long flags; | |
267 | ||
0f76aaeb MB |
268 | bank = asic3_irq_to_bank(asic, data->irq); |
269 | index = asic3_irq_to_index(asic, data->irq); | |
fa9ff4b1 SO |
270 | |
271 | spin_lock_irqsave(&asic->lock, flags); | |
3b8139f8 | 272 | val = asic3_read_register(asic, bank + ASIC3_GPIO_MASK); |
fa9ff4b1 | 273 | val &= ~(1 << index); |
3b8139f8 | 274 | asic3_write_register(asic, bank + ASIC3_GPIO_MASK, val); |
fa9ff4b1 SO |
275 | spin_unlock_irqrestore(&asic->lock, flags); |
276 | } | |
277 | ||
0f76aaeb | 278 | static void asic3_unmask_irq(struct irq_data *data) |
fa9ff4b1 | 279 | { |
0f76aaeb | 280 | struct asic3 *asic = irq_data_get_irq_chip_data(data); |
fa9ff4b1 SO |
281 | int regval; |
282 | unsigned long flags; | |
283 | ||
284 | spin_lock_irqsave(&asic->lock, flags); | |
285 | regval = asic3_read_register(asic, | |
3b8139f8 SO |
286 | ASIC3_INTR_BASE + |
287 | ASIC3_INTR_INT_MASK); | |
fa9ff4b1 SO |
288 | |
289 | regval |= (ASIC3_INTMASK_MASK0 << | |
0f76aaeb | 290 | (data->irq - (asic->irq_base + ASIC3_NUM_GPIOS))); |
fa9ff4b1 SO |
291 | |
292 | asic3_write_register(asic, | |
3b8139f8 SO |
293 | ASIC3_INTR_BASE + |
294 | ASIC3_INTR_INT_MASK, | |
fa9ff4b1 SO |
295 | regval); |
296 | spin_unlock_irqrestore(&asic->lock, flags); | |
297 | } | |
298 | ||
0f76aaeb | 299 | static int asic3_gpio_irq_type(struct irq_data *data, unsigned int type) |
fa9ff4b1 | 300 | { |
0f76aaeb | 301 | struct asic3 *asic = irq_data_get_irq_chip_data(data); |
fa9ff4b1 SO |
302 | u32 bank, index; |
303 | u16 trigger, level, edge, bit; | |
304 | unsigned long flags; | |
305 | ||
0f76aaeb MB |
306 | bank = asic3_irq_to_bank(asic, data->irq); |
307 | index = asic3_irq_to_index(asic, data->irq); | |
fa9ff4b1 SO |
308 | bit = 1<<index; |
309 | ||
310 | spin_lock_irqsave(&asic->lock, flags); | |
311 | level = asic3_read_register(asic, | |
3b8139f8 | 312 | bank + ASIC3_GPIO_LEVEL_TRIGGER); |
fa9ff4b1 | 313 | edge = asic3_read_register(asic, |
3b8139f8 | 314 | bank + ASIC3_GPIO_EDGE_TRIGGER); |
fa9ff4b1 | 315 | trigger = asic3_read_register(asic, |
3b8139f8 | 316 | bank + ASIC3_GPIO_TRIGGER_TYPE); |
0f76aaeb | 317 | asic->irq_bothedge[(data->irq - asic->irq_base) >> 4] &= ~bit; |
fa9ff4b1 | 318 | |
6cab4860 | 319 | if (type == IRQ_TYPE_EDGE_RISING) { |
fa9ff4b1 SO |
320 | trigger |= bit; |
321 | edge |= bit; | |
6cab4860 | 322 | } else if (type == IRQ_TYPE_EDGE_FALLING) { |
fa9ff4b1 SO |
323 | trigger |= bit; |
324 | edge &= ~bit; | |
6cab4860 | 325 | } else if (type == IRQ_TYPE_EDGE_BOTH) { |
fa9ff4b1 | 326 | trigger |= bit; |
0f76aaeb | 327 | if (asic3_gpio_get(&asic->gpio, data->irq - asic->irq_base)) |
fa9ff4b1 SO |
328 | edge &= ~bit; |
329 | else | |
330 | edge |= bit; | |
0f76aaeb | 331 | asic->irq_bothedge[(data->irq - asic->irq_base) >> 4] |= bit; |
6cab4860 | 332 | } else if (type == IRQ_TYPE_LEVEL_LOW) { |
fa9ff4b1 SO |
333 | trigger &= ~bit; |
334 | level &= ~bit; | |
6cab4860 | 335 | } else if (type == IRQ_TYPE_LEVEL_HIGH) { |
fa9ff4b1 SO |
336 | trigger &= ~bit; |
337 | level |= bit; | |
338 | } else { | |
339 | /* | |
6cab4860 | 340 | * if type == IRQ_TYPE_NONE, we should mask interrupts, but |
fa9ff4b1 SO |
341 | * be careful to not unmask them if mask was also called. |
342 | * Probably need internal state for mask. | |
343 | */ | |
24f4f2ee | 344 | dev_notice(asic->dev, "irq type not changed\n"); |
fa9ff4b1 | 345 | } |
3b8139f8 | 346 | asic3_write_register(asic, bank + ASIC3_GPIO_LEVEL_TRIGGER, |
fa9ff4b1 | 347 | level); |
3b8139f8 | 348 | asic3_write_register(asic, bank + ASIC3_GPIO_EDGE_TRIGGER, |
fa9ff4b1 | 349 | edge); |
3b8139f8 | 350 | asic3_write_register(asic, bank + ASIC3_GPIO_TRIGGER_TYPE, |
fa9ff4b1 SO |
351 | trigger); |
352 | spin_unlock_irqrestore(&asic->lock, flags); | |
353 | return 0; | |
354 | } | |
355 | ||
2fe372fc PP |
356 | static int asic3_gpio_irq_set_wake(struct irq_data *data, unsigned int on) |
357 | { | |
358 | struct asic3 *asic = irq_data_get_irq_chip_data(data); | |
359 | u32 bank, index; | |
360 | u16 bit; | |
361 | ||
362 | bank = asic3_irq_to_bank(asic, data->irq); | |
363 | index = asic3_irq_to_index(asic, data->irq); | |
364 | bit = 1<<index; | |
365 | ||
366 | asic3_set_register(asic, bank + ASIC3_GPIO_SLEEP_MASK, bit, !on); | |
367 | ||
368 | return 0; | |
369 | } | |
370 | ||
fa9ff4b1 SO |
371 | static struct irq_chip asic3_gpio_irq_chip = { |
372 | .name = "ASIC3-GPIO", | |
0f76aaeb MB |
373 | .irq_ack = asic3_mask_gpio_irq, |
374 | .irq_mask = asic3_mask_gpio_irq, | |
375 | .irq_unmask = asic3_unmask_gpio_irq, | |
376 | .irq_set_type = asic3_gpio_irq_type, | |
2fe372fc | 377 | .irq_set_wake = asic3_gpio_irq_set_wake, |
fa9ff4b1 SO |
378 | }; |
379 | ||
380 | static struct irq_chip asic3_irq_chip = { | |
381 | .name = "ASIC3", | |
0f76aaeb MB |
382 | .irq_ack = asic3_mask_irq, |
383 | .irq_mask = asic3_mask_irq, | |
384 | .irq_unmask = asic3_unmask_irq, | |
fa9ff4b1 SO |
385 | }; |
386 | ||
065032f6 | 387 | static int __init asic3_irq_probe(struct platform_device *pdev) |
fa9ff4b1 SO |
388 | { |
389 | struct asic3 *asic = platform_get_drvdata(pdev); | |
390 | unsigned long clksel = 0; | |
391 | unsigned int irq, irq_base; | |
c491b2ff | 392 | int ret; |
fa9ff4b1 | 393 | |
c491b2ff RK |
394 | ret = platform_get_irq(pdev, 0); |
395 | if (ret < 0) | |
396 | return ret; | |
397 | asic->irq_nr = ret; | |
fa9ff4b1 SO |
398 | |
399 | /* turn on clock to IRQ controller */ | |
400 | clksel |= CLOCK_SEL_CX; | |
401 | asic3_write_register(asic, ASIC3_OFFSET(CLOCK, SEL), | |
402 | clksel); | |
403 | ||
404 | irq_base = asic->irq_base; | |
405 | ||
406 | for (irq = irq_base; irq < irq_base + ASIC3_NR_IRQS; irq++) { | |
407 | if (irq < asic->irq_base + ASIC3_NUM_GPIOS) | |
d5bb1221 | 408 | irq_set_chip(irq, &asic3_gpio_irq_chip); |
fa9ff4b1 | 409 | else |
d5bb1221 | 410 | irq_set_chip(irq, &asic3_irq_chip); |
fa9ff4b1 | 411 | |
d5bb1221 TG |
412 | irq_set_chip_data(irq, asic); |
413 | irq_set_handler(irq, handle_level_irq); | |
fa9ff4b1 SO |
414 | set_irq_flags(irq, IRQF_VALID | IRQF_PROBE); |
415 | } | |
416 | ||
3b8139f8 | 417 | asic3_write_register(asic, ASIC3_OFFSET(INTR, INT_MASK), |
fa9ff4b1 SO |
418 | ASIC3_INTMASK_GINTMASK); |
419 | ||
d5bb1221 TG |
420 | irq_set_chained_handler(asic->irq_nr, asic3_irq_demux); |
421 | irq_set_irq_type(asic->irq_nr, IRQ_TYPE_EDGE_RISING); | |
422 | irq_set_handler_data(asic->irq_nr, asic); | |
fa9ff4b1 SO |
423 | |
424 | return 0; | |
425 | } | |
426 | ||
427 | static void asic3_irq_remove(struct platform_device *pdev) | |
428 | { | |
429 | struct asic3 *asic = platform_get_drvdata(pdev); | |
430 | unsigned int irq, irq_base; | |
431 | ||
432 | irq_base = asic->irq_base; | |
433 | ||
434 | for (irq = irq_base; irq < irq_base + ASIC3_NR_IRQS; irq++) { | |
435 | set_irq_flags(irq, 0); | |
d6f7ce9f | 436 | irq_set_chip_and_handler(irq, NULL, NULL); |
d5bb1221 | 437 | irq_set_chip_data(irq, NULL); |
fa9ff4b1 | 438 | } |
d5bb1221 | 439 | irq_set_chained_handler(asic->irq_nr, NULL); |
fa9ff4b1 SO |
440 | } |
441 | ||
442 | /* GPIOs */ | |
6f2384c4 SO |
443 | static int asic3_gpio_direction(struct gpio_chip *chip, |
444 | unsigned offset, int out) | |
445 | { | |
446 | u32 mask = ASIC3_GPIO_TO_MASK(offset), out_reg; | |
447 | unsigned int gpio_base; | |
448 | unsigned long flags; | |
449 | struct asic3 *asic; | |
450 | ||
451 | asic = container_of(chip, struct asic3, gpio); | |
452 | gpio_base = ASIC3_GPIO_TO_BASE(offset); | |
453 | ||
3b8139f8 | 454 | if (gpio_base > ASIC3_GPIO_D_BASE) { |
24f4f2ee SO |
455 | dev_err(asic->dev, "Invalid base (0x%x) for gpio %d\n", |
456 | gpio_base, offset); | |
6f2384c4 SO |
457 | return -EINVAL; |
458 | } | |
459 | ||
460 | spin_lock_irqsave(&asic->lock, flags); | |
461 | ||
3b8139f8 | 462 | out_reg = asic3_read_register(asic, gpio_base + ASIC3_GPIO_DIRECTION); |
6f2384c4 SO |
463 | |
464 | /* Input is 0, Output is 1 */ | |
465 | if (out) | |
466 | out_reg |= mask; | |
467 | else | |
468 | out_reg &= ~mask; | |
469 | ||
3b8139f8 | 470 | asic3_write_register(asic, gpio_base + ASIC3_GPIO_DIRECTION, out_reg); |
6f2384c4 SO |
471 | |
472 | spin_unlock_irqrestore(&asic->lock, flags); | |
473 | ||
474 | return 0; | |
475 | ||
476 | } | |
477 | ||
478 | static int asic3_gpio_direction_input(struct gpio_chip *chip, | |
479 | unsigned offset) | |
480 | { | |
481 | return asic3_gpio_direction(chip, offset, 0); | |
482 | } | |
483 | ||
484 | static int asic3_gpio_direction_output(struct gpio_chip *chip, | |
485 | unsigned offset, int value) | |
486 | { | |
487 | return asic3_gpio_direction(chip, offset, 1); | |
488 | } | |
489 | ||
490 | static int asic3_gpio_get(struct gpio_chip *chip, | |
491 | unsigned offset) | |
492 | { | |
493 | unsigned int gpio_base; | |
494 | u32 mask = ASIC3_GPIO_TO_MASK(offset); | |
495 | struct asic3 *asic; | |
496 | ||
497 | asic = container_of(chip, struct asic3, gpio); | |
498 | gpio_base = ASIC3_GPIO_TO_BASE(offset); | |
499 | ||
3b8139f8 | 500 | if (gpio_base > ASIC3_GPIO_D_BASE) { |
24f4f2ee SO |
501 | dev_err(asic->dev, "Invalid base (0x%x) for gpio %d\n", |
502 | gpio_base, offset); | |
6f2384c4 SO |
503 | return -EINVAL; |
504 | } | |
505 | ||
3b8139f8 | 506 | return asic3_read_register(asic, gpio_base + ASIC3_GPIO_STATUS) & mask; |
6f2384c4 SO |
507 | } |
508 | ||
509 | static void asic3_gpio_set(struct gpio_chip *chip, | |
510 | unsigned offset, int value) | |
511 | { | |
512 | u32 mask, out_reg; | |
513 | unsigned int gpio_base; | |
514 | unsigned long flags; | |
515 | struct asic3 *asic; | |
516 | ||
517 | asic = container_of(chip, struct asic3, gpio); | |
518 | gpio_base = ASIC3_GPIO_TO_BASE(offset); | |
519 | ||
3b8139f8 | 520 | if (gpio_base > ASIC3_GPIO_D_BASE) { |
24f4f2ee SO |
521 | dev_err(asic->dev, "Invalid base (0x%x) for gpio %d\n", |
522 | gpio_base, offset); | |
6f2384c4 SO |
523 | return; |
524 | } | |
525 | ||
526 | mask = ASIC3_GPIO_TO_MASK(offset); | |
527 | ||
528 | spin_lock_irqsave(&asic->lock, flags); | |
529 | ||
3b8139f8 | 530 | out_reg = asic3_read_register(asic, gpio_base + ASIC3_GPIO_OUT); |
6f2384c4 SO |
531 | |
532 | if (value) | |
533 | out_reg |= mask; | |
534 | else | |
535 | out_reg &= ~mask; | |
536 | ||
3b8139f8 | 537 | asic3_write_register(asic, gpio_base + ASIC3_GPIO_OUT, out_reg); |
6f2384c4 SO |
538 | |
539 | spin_unlock_irqrestore(&asic->lock, flags); | |
540 | ||
541 | return; | |
542 | } | |
543 | ||
450b1151 PP |
544 | static int asic3_gpio_to_irq(struct gpio_chip *chip, unsigned offset) |
545 | { | |
02269ab1 DA |
546 | struct asic3 *asic = container_of(chip, struct asic3, gpio); |
547 | ||
12693f6c | 548 | return asic->irq_base + offset; |
450b1151 PP |
549 | } |
550 | ||
065032f6 PZ |
551 | static __init int asic3_gpio_probe(struct platform_device *pdev, |
552 | u16 *gpio_config, int num) | |
fa9ff4b1 | 553 | { |
fa9ff4b1 | 554 | struct asic3 *asic = platform_get_drvdata(pdev); |
3b26bf17 SO |
555 | u16 alt_reg[ASIC3_NUM_GPIO_BANKS]; |
556 | u16 out_reg[ASIC3_NUM_GPIO_BANKS]; | |
557 | u16 dir_reg[ASIC3_NUM_GPIO_BANKS]; | |
558 | int i; | |
fa9ff4b1 | 559 | |
59f0cb0f RK |
560 | memset(alt_reg, 0, ASIC3_NUM_GPIO_BANKS * sizeof(u16)); |
561 | memset(out_reg, 0, ASIC3_NUM_GPIO_BANKS * sizeof(u16)); | |
562 | memset(dir_reg, 0, ASIC3_NUM_GPIO_BANKS * sizeof(u16)); | |
3b26bf17 SO |
563 | |
564 | /* Enable all GPIOs */ | |
3b8139f8 SO |
565 | asic3_write_register(asic, ASIC3_GPIO_OFFSET(A, MASK), 0xffff); |
566 | asic3_write_register(asic, ASIC3_GPIO_OFFSET(B, MASK), 0xffff); | |
567 | asic3_write_register(asic, ASIC3_GPIO_OFFSET(C, MASK), 0xffff); | |
568 | asic3_write_register(asic, ASIC3_GPIO_OFFSET(D, MASK), 0xffff); | |
fa9ff4b1 | 569 | |
3b26bf17 SO |
570 | for (i = 0; i < num; i++) { |
571 | u8 alt, pin, dir, init, bank_num, bit_num; | |
572 | u16 config = gpio_config[i]; | |
573 | ||
574 | pin = ASIC3_CONFIG_GPIO_PIN(config); | |
575 | alt = ASIC3_CONFIG_GPIO_ALT(config); | |
576 | dir = ASIC3_CONFIG_GPIO_DIR(config); | |
577 | init = ASIC3_CONFIG_GPIO_INIT(config); | |
578 | ||
579 | bank_num = ASIC3_GPIO_TO_BANK(pin); | |
580 | bit_num = ASIC3_GPIO_TO_BIT(pin); | |
581 | ||
582 | alt_reg[bank_num] |= (alt << bit_num); | |
583 | out_reg[bank_num] |= (init << bit_num); | |
584 | dir_reg[bank_num] |= (dir << bit_num); | |
585 | } | |
586 | ||
587 | for (i = 0; i < ASIC3_NUM_GPIO_BANKS; i++) { | |
588 | asic3_write_register(asic, | |
589 | ASIC3_BANK_TO_BASE(i) + | |
3b8139f8 | 590 | ASIC3_GPIO_DIRECTION, |
3b26bf17 SO |
591 | dir_reg[i]); |
592 | asic3_write_register(asic, | |
3b8139f8 | 593 | ASIC3_BANK_TO_BASE(i) + ASIC3_GPIO_OUT, |
3b26bf17 SO |
594 | out_reg[i]); |
595 | asic3_write_register(asic, | |
596 | ASIC3_BANK_TO_BASE(i) + | |
3b8139f8 | 597 | ASIC3_GPIO_ALT_FUNCTION, |
3b26bf17 | 598 | alt_reg[i]); |
fa9ff4b1 SO |
599 | } |
600 | ||
6f2384c4 | 601 | return gpiochip_add(&asic->gpio); |
fa9ff4b1 SO |
602 | } |
603 | ||
6f2384c4 | 604 | static int asic3_gpio_remove(struct platform_device *pdev) |
fa9ff4b1 | 605 | { |
6f2384c4 SO |
606 | struct asic3 *asic = platform_get_drvdata(pdev); |
607 | ||
88d5e520 | 608 | gpiochip_remove(&asic->gpio); |
609 | return 0; | |
fa9ff4b1 SO |
610 | } |
611 | ||
c29a8127 | 612 | static void asic3_clk_enable(struct asic3 *asic, struct asic3_clk *clk) |
e956a2a8 PZ |
613 | { |
614 | unsigned long flags; | |
615 | u32 cdex; | |
616 | ||
617 | spin_lock_irqsave(&asic->lock, flags); | |
618 | if (clk->enabled++ == 0) { | |
619 | cdex = asic3_read_register(asic, ASIC3_OFFSET(CLOCK, CDEX)); | |
620 | cdex |= clk->cdex; | |
621 | asic3_write_register(asic, ASIC3_OFFSET(CLOCK, CDEX), cdex); | |
622 | } | |
623 | spin_unlock_irqrestore(&asic->lock, flags); | |
e956a2a8 PZ |
624 | } |
625 | ||
626 | static void asic3_clk_disable(struct asic3 *asic, struct asic3_clk *clk) | |
627 | { | |
628 | unsigned long flags; | |
629 | u32 cdex; | |
630 | ||
631 | WARN_ON(clk->enabled == 0); | |
632 | ||
633 | spin_lock_irqsave(&asic->lock, flags); | |
634 | if (--clk->enabled == 0) { | |
635 | cdex = asic3_read_register(asic, ASIC3_OFFSET(CLOCK, CDEX)); | |
636 | cdex &= ~clk->cdex; | |
637 | asic3_write_register(asic, ASIC3_OFFSET(CLOCK, CDEX), cdex); | |
638 | } | |
639 | spin_unlock_irqrestore(&asic->lock, flags); | |
640 | } | |
fa9ff4b1 | 641 | |
9461f65a PZ |
642 | /* MFD cells (SPI, PWM, LED, DS1WM, MMC) */ |
643 | static struct ds1wm_driver_data ds1wm_pdata = { | |
644 | .active_high = 1, | |
f607e7fc | 645 | .reset_recover_delay = 1, |
9461f65a PZ |
646 | }; |
647 | ||
648 | static struct resource ds1wm_resources[] = { | |
649 | { | |
650 | .start = ASIC3_OWM_BASE, | |
651 | .end = ASIC3_OWM_BASE + 0x13, | |
652 | .flags = IORESOURCE_MEM, | |
653 | }, | |
654 | { | |
655 | .start = ASIC3_IRQ_OWM, | |
fe421425 | 656 | .end = ASIC3_IRQ_OWM, |
9461f65a PZ |
657 | .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_HIGHEDGE, |
658 | }, | |
659 | }; | |
660 | ||
661 | static int ds1wm_enable(struct platform_device *pdev) | |
662 | { | |
663 | struct asic3 *asic = dev_get_drvdata(pdev->dev.parent); | |
664 | ||
665 | /* Turn on external clocks and the OWM clock */ | |
666 | asic3_clk_enable(asic, &asic->clocks[ASIC3_CLOCK_EX0]); | |
667 | asic3_clk_enable(asic, &asic->clocks[ASIC3_CLOCK_EX1]); | |
668 | asic3_clk_enable(asic, &asic->clocks[ASIC3_CLOCK_OWM]); | |
669 | msleep(1); | |
670 | ||
671 | /* Reset and enable DS1WM */ | |
672 | asic3_set_register(asic, ASIC3_OFFSET(EXTCF, RESET), | |
673 | ASIC3_EXTCF_OWM_RESET, 1); | |
674 | msleep(1); | |
675 | asic3_set_register(asic, ASIC3_OFFSET(EXTCF, RESET), | |
676 | ASIC3_EXTCF_OWM_RESET, 0); | |
677 | msleep(1); | |
678 | asic3_set_register(asic, ASIC3_OFFSET(EXTCF, SELECT), | |
679 | ASIC3_EXTCF_OWM_EN, 1); | |
680 | msleep(1); | |
681 | ||
682 | return 0; | |
683 | } | |
684 | ||
685 | static int ds1wm_disable(struct platform_device *pdev) | |
686 | { | |
687 | struct asic3 *asic = dev_get_drvdata(pdev->dev.parent); | |
688 | ||
689 | asic3_set_register(asic, ASIC3_OFFSET(EXTCF, SELECT), | |
690 | ASIC3_EXTCF_OWM_EN, 0); | |
691 | ||
692 | asic3_clk_disable(asic, &asic->clocks[ASIC3_CLOCK_OWM]); | |
693 | asic3_clk_disable(asic, &asic->clocks[ASIC3_CLOCK_EX0]); | |
694 | asic3_clk_disable(asic, &asic->clocks[ASIC3_CLOCK_EX1]); | |
695 | ||
696 | return 0; | |
697 | } | |
698 | ||
5ac98553 | 699 | static const struct mfd_cell asic3_cell_ds1wm = { |
9461f65a PZ |
700 | .name = "ds1wm", |
701 | .enable = ds1wm_enable, | |
702 | .disable = ds1wm_disable, | |
121ea573 SO |
703 | .platform_data = &ds1wm_pdata, |
704 | .pdata_size = sizeof(ds1wm_pdata), | |
9461f65a PZ |
705 | .num_resources = ARRAY_SIZE(ds1wm_resources), |
706 | .resources = ds1wm_resources, | |
707 | }; | |
708 | ||
64e8867b IM |
709 | static void asic3_mmc_pwr(struct platform_device *pdev, int state) |
710 | { | |
711 | struct asic3 *asic = dev_get_drvdata(pdev->dev.parent); | |
712 | ||
713 | tmio_core_mmc_pwr(asic->tmio_cnf, 1 - asic->bus_shift, state); | |
714 | } | |
715 | ||
716 | static void asic3_mmc_clk_div(struct platform_device *pdev, int state) | |
717 | { | |
718 | struct asic3 *asic = dev_get_drvdata(pdev->dev.parent); | |
719 | ||
720 | tmio_core_mmc_clk_div(asic->tmio_cnf, 1 - asic->bus_shift, state); | |
721 | } | |
722 | ||
09f05ce8 | 723 | static struct tmio_mmc_data asic3_mmc_data = { |
64e8867b IM |
724 | .hclk = 24576000, |
725 | .set_pwr = asic3_mmc_pwr, | |
726 | .set_clk_div = asic3_mmc_clk_div, | |
09f05ce8 PZ |
727 | }; |
728 | ||
729 | static struct resource asic3_mmc_resources[] = { | |
730 | { | |
731 | .start = ASIC3_SD_CTRL_BASE, | |
732 | .end = ASIC3_SD_CTRL_BASE + 0x3ff, | |
733 | .flags = IORESOURCE_MEM, | |
734 | }, | |
09f05ce8 PZ |
735 | { |
736 | .start = 0, | |
737 | .end = 0, | |
738 | .flags = IORESOURCE_IRQ, | |
739 | }, | |
740 | }; | |
741 | ||
742 | static int asic3_mmc_enable(struct platform_device *pdev) | |
743 | { | |
744 | struct asic3 *asic = dev_get_drvdata(pdev->dev.parent); | |
745 | ||
746 | /* Not sure if it must be done bit by bit, but leaving as-is */ | |
747 | asic3_set_register(asic, ASIC3_OFFSET(SDHWCTRL, SDCONF), | |
748 | ASIC3_SDHWCTRL_LEVCD, 1); | |
749 | asic3_set_register(asic, ASIC3_OFFSET(SDHWCTRL, SDCONF), | |
750 | ASIC3_SDHWCTRL_LEVWP, 1); | |
751 | asic3_set_register(asic, ASIC3_OFFSET(SDHWCTRL, SDCONF), | |
752 | ASIC3_SDHWCTRL_SUSPEND, 0); | |
753 | asic3_set_register(asic, ASIC3_OFFSET(SDHWCTRL, SDCONF), | |
754 | ASIC3_SDHWCTRL_PCLR, 0); | |
755 | ||
756 | asic3_clk_enable(asic, &asic->clocks[ASIC3_CLOCK_EX0]); | |
757 | /* CLK32 used for card detection and for interruption detection | |
758 | * when HCLK is stopped. | |
759 | */ | |
760 | asic3_clk_enable(asic, &asic->clocks[ASIC3_CLOCK_EX1]); | |
761 | msleep(1); | |
762 | ||
763 | /* HCLK 24.576 MHz, BCLK 12.288 MHz: */ | |
764 | asic3_write_register(asic, ASIC3_OFFSET(CLOCK, SEL), | |
765 | CLOCK_SEL_CX | CLOCK_SEL_SD_HCLK_SEL); | |
766 | ||
767 | asic3_clk_enable(asic, &asic->clocks[ASIC3_CLOCK_SD_HOST]); | |
768 | asic3_clk_enable(asic, &asic->clocks[ASIC3_CLOCK_SD_BUS]); | |
769 | msleep(1); | |
770 | ||
771 | asic3_set_register(asic, ASIC3_OFFSET(EXTCF, SELECT), | |
772 | ASIC3_EXTCF_SD_MEM_ENABLE, 1); | |
773 | ||
774 | /* Enable SD card slot 3.3V power supply */ | |
775 | asic3_set_register(asic, ASIC3_OFFSET(SDHWCTRL, SDCONF), | |
776 | ASIC3_SDHWCTRL_SDPWR, 1); | |
777 | ||
64e8867b IM |
778 | /* ASIC3_SD_CTRL_BASE assumes 32-bit addressing, TMIO is 16-bit */ |
779 | tmio_core_mmc_enable(asic->tmio_cnf, 1 - asic->bus_shift, | |
780 | ASIC3_SD_CTRL_BASE >> 1); | |
781 | ||
09f05ce8 PZ |
782 | return 0; |
783 | } | |
784 | ||
785 | static int asic3_mmc_disable(struct platform_device *pdev) | |
786 | { | |
787 | struct asic3 *asic = dev_get_drvdata(pdev->dev.parent); | |
788 | ||
789 | /* Put in suspend mode */ | |
790 | asic3_set_register(asic, ASIC3_OFFSET(SDHWCTRL, SDCONF), | |
791 | ASIC3_SDHWCTRL_SUSPEND, 1); | |
792 | ||
793 | /* Disable clocks */ | |
794 | asic3_clk_disable(asic, &asic->clocks[ASIC3_CLOCK_SD_HOST]); | |
795 | asic3_clk_disable(asic, &asic->clocks[ASIC3_CLOCK_SD_BUS]); | |
796 | asic3_clk_disable(asic, &asic->clocks[ASIC3_CLOCK_EX0]); | |
797 | asic3_clk_disable(asic, &asic->clocks[ASIC3_CLOCK_EX1]); | |
798 | return 0; | |
799 | } | |
800 | ||
5ac98553 | 801 | static const struct mfd_cell asic3_cell_mmc = { |
09f05ce8 PZ |
802 | .name = "tmio-mmc", |
803 | .enable = asic3_mmc_enable, | |
804 | .disable = asic3_mmc_disable, | |
3c6e3653 PP |
805 | .suspend = asic3_mmc_disable, |
806 | .resume = asic3_mmc_enable, | |
ec71974f SO |
807 | .platform_data = &asic3_mmc_data, |
808 | .pdata_size = sizeof(asic3_mmc_data), | |
09f05ce8 PZ |
809 | .num_resources = ARRAY_SIZE(asic3_mmc_resources), |
810 | .resources = asic3_mmc_resources, | |
811 | }; | |
812 | ||
13ca4f66 PP |
813 | static const int clock_ledn[ASIC3_NUM_LEDS] = { |
814 | [0] = ASIC3_CLOCK_LED0, | |
815 | [1] = ASIC3_CLOCK_LED1, | |
816 | [2] = ASIC3_CLOCK_LED2, | |
817 | }; | |
818 | ||
819 | static int asic3_leds_enable(struct platform_device *pdev) | |
820 | { | |
821 | const struct mfd_cell *cell = mfd_get_cell(pdev); | |
822 | struct asic3 *asic = dev_get_drvdata(pdev->dev.parent); | |
823 | ||
824 | asic3_clk_enable(asic, &asic->clocks[clock_ledn[cell->id]]); | |
825 | ||
826 | return 0; | |
827 | } | |
828 | ||
829 | static int asic3_leds_disable(struct platform_device *pdev) | |
830 | { | |
831 | const struct mfd_cell *cell = mfd_get_cell(pdev); | |
832 | struct asic3 *asic = dev_get_drvdata(pdev->dev.parent); | |
833 | ||
834 | asic3_clk_disable(asic, &asic->clocks[clock_ledn[cell->id]]); | |
835 | ||
836 | return 0; | |
837 | } | |
838 | ||
e0b13b5b PP |
839 | static int asic3_leds_suspend(struct platform_device *pdev) |
840 | { | |
841 | const struct mfd_cell *cell = mfd_get_cell(pdev); | |
842 | struct asic3 *asic = dev_get_drvdata(pdev->dev.parent); | |
843 | ||
844 | while (asic3_gpio_get(&asic->gpio, ASIC3_GPIO(C, cell->id)) != 0) | |
845 | msleep(1); | |
846 | ||
847 | asic3_clk_disable(asic, &asic->clocks[clock_ledn[cell->id]]); | |
848 | ||
849 | return 0; | |
850 | } | |
851 | ||
13ca4f66 PP |
852 | static struct mfd_cell asic3_cell_leds[ASIC3_NUM_LEDS] = { |
853 | [0] = { | |
854 | .name = "leds-asic3", | |
855 | .id = 0, | |
856 | .enable = asic3_leds_enable, | |
857 | .disable = asic3_leds_disable, | |
e0b13b5b PP |
858 | .suspend = asic3_leds_suspend, |
859 | .resume = asic3_leds_enable, | |
13ca4f66 PP |
860 | }, |
861 | [1] = { | |
862 | .name = "leds-asic3", | |
863 | .id = 1, | |
864 | .enable = asic3_leds_enable, | |
865 | .disable = asic3_leds_disable, | |
e0b13b5b PP |
866 | .suspend = asic3_leds_suspend, |
867 | .resume = asic3_leds_enable, | |
13ca4f66 PP |
868 | }, |
869 | [2] = { | |
870 | .name = "leds-asic3", | |
871 | .id = 2, | |
872 | .enable = asic3_leds_enable, | |
873 | .disable = asic3_leds_disable, | |
e0b13b5b PP |
874 | .suspend = asic3_leds_suspend, |
875 | .resume = asic3_leds_enable, | |
13ca4f66 PP |
876 | }, |
877 | }; | |
878 | ||
9461f65a | 879 | static int __init asic3_mfd_probe(struct platform_device *pdev, |
13ca4f66 | 880 | struct asic3_platform_data *pdata, |
9461f65a PZ |
881 | struct resource *mem) |
882 | { | |
883 | struct asic3 *asic = platform_get_drvdata(pdev); | |
09f05ce8 PZ |
884 | struct resource *mem_sdio; |
885 | int irq, ret; | |
886 | ||
887 | mem_sdio = platform_get_resource(pdev, IORESOURCE_MEM, 1); | |
888 | if (!mem_sdio) | |
889 | dev_dbg(asic->dev, "no SDIO MEM resource\n"); | |
890 | ||
891 | irq = platform_get_irq(pdev, 1); | |
892 | if (irq < 0) | |
893 | dev_dbg(asic->dev, "no SDIO IRQ resource\n"); | |
9461f65a PZ |
894 | |
895 | /* DS1WM */ | |
896 | asic3_set_register(asic, ASIC3_OFFSET(EXTCF, SELECT), | |
897 | ASIC3_EXTCF_OWM_SMB, 0); | |
898 | ||
899 | ds1wm_resources[0].start >>= asic->bus_shift; | |
900 | ds1wm_resources[0].end >>= asic->bus_shift; | |
901 | ||
09f05ce8 | 902 | /* MMC */ |
44b61a9f SK |
903 | if (mem_sdio) { |
904 | asic->tmio_cnf = ioremap((ASIC3_SD_CONFIG_BASE >> asic->bus_shift) + | |
74e32d1b PP |
905 | mem_sdio->start, |
906 | ASIC3_SD_CONFIG_SIZE >> asic->bus_shift); | |
44b61a9f SK |
907 | if (!asic->tmio_cnf) { |
908 | ret = -ENOMEM; | |
909 | dev_dbg(asic->dev, "Couldn't ioremap SD_CONFIG\n"); | |
910 | goto out; | |
911 | } | |
64e8867b | 912 | } |
09f05ce8 PZ |
913 | asic3_mmc_resources[0].start >>= asic->bus_shift; |
914 | asic3_mmc_resources[0].end >>= asic->bus_shift; | |
09f05ce8 | 915 | |
4f304245 PP |
916 | if (pdata->clock_rate) { |
917 | ds1wm_pdata.clock_rate = pdata->clock_rate; | |
918 | ret = mfd_add_devices(&pdev->dev, pdev->id, | |
0848c94f | 919 | &asic3_cell_ds1wm, 1, mem, asic->irq_base, NULL); |
4f304245 PP |
920 | if (ret < 0) |
921 | goto out; | |
922 | } | |
09f05ce8 | 923 | |
13ca4f66 | 924 | if (mem_sdio && (irq >= 0)) { |
09f05ce8 | 925 | ret = mfd_add_devices(&pdev->dev, pdev->id, |
0848c94f | 926 | &asic3_cell_mmc, 1, mem_sdio, irq, NULL); |
13ca4f66 PP |
927 | if (ret < 0) |
928 | goto out; | |
929 | } | |
930 | ||
b2f0fa82 | 931 | ret = 0; |
13ca4f66 PP |
932 | if (pdata->leds) { |
933 | int i; | |
934 | ||
935 | for (i = 0; i < ASIC3_NUM_LEDS; ++i) { | |
936 | asic3_cell_leds[i].platform_data = &pdata->leds[i]; | |
937 | asic3_cell_leds[i].pdata_size = sizeof(pdata->leds[i]); | |
938 | } | |
939 | ret = mfd_add_devices(&pdev->dev, 0, | |
0848c94f | 940 | asic3_cell_leds, ASIC3_NUM_LEDS, NULL, 0, NULL); |
13ca4f66 | 941 | } |
9461f65a | 942 | |
09f05ce8 | 943 | out: |
9461f65a PZ |
944 | return ret; |
945 | } | |
946 | ||
947 | static void asic3_mfd_remove(struct platform_device *pdev) | |
948 | { | |
64e8867b IM |
949 | struct asic3 *asic = platform_get_drvdata(pdev); |
950 | ||
9461f65a | 951 | mfd_remove_devices(&pdev->dev); |
64e8867b | 952 | iounmap(asic->tmio_cnf); |
9461f65a PZ |
953 | } |
954 | ||
fa9ff4b1 | 955 | /* Core */ |
065032f6 | 956 | static int __init asic3_probe(struct platform_device *pdev) |
fa9ff4b1 | 957 | { |
334a41ce | 958 | struct asic3_platform_data *pdata = dev_get_platdata(&pdev->dev); |
fa9ff4b1 SO |
959 | struct asic3 *asic; |
960 | struct resource *mem; | |
961 | unsigned long clksel; | |
6f2384c4 | 962 | int ret = 0; |
fa9ff4b1 | 963 | |
1cee87fd LJ |
964 | asic = devm_kzalloc(&pdev->dev, |
965 | sizeof(struct asic3), GFP_KERNEL); | |
6f2384c4 SO |
966 | if (asic == NULL) { |
967 | printk(KERN_ERR "kzalloc failed\n"); | |
fa9ff4b1 | 968 | return -ENOMEM; |
6f2384c4 | 969 | } |
fa9ff4b1 SO |
970 | |
971 | spin_lock_init(&asic->lock); | |
972 | platform_set_drvdata(pdev, asic); | |
973 | asic->dev = &pdev->dev; | |
974 | ||
975 | mem = platform_get_resource(pdev, IORESOURCE_MEM, 0); | |
976 | if (!mem) { | |
24f4f2ee | 977 | dev_err(asic->dev, "no MEM resource\n"); |
1cee87fd | 978 | return -ENOMEM; |
fa9ff4b1 SO |
979 | } |
980 | ||
be584bd5 | 981 | asic->mapping = ioremap(mem->start, resource_size(mem)); |
fa9ff4b1 | 982 | if (!asic->mapping) { |
24f4f2ee | 983 | dev_err(asic->dev, "Couldn't ioremap\n"); |
1cee87fd | 984 | return -ENOMEM; |
fa9ff4b1 SO |
985 | } |
986 | ||
987 | asic->irq_base = pdata->irq_base; | |
988 | ||
99cdb0c8 | 989 | /* calculate bus shift from mem resource */ |
be584bd5 | 990 | asic->bus_shift = 2 - (resource_size(mem) >> 12); |
fa9ff4b1 SO |
991 | |
992 | clksel = 0; | |
993 | asic3_write_register(asic, ASIC3_OFFSET(CLOCK, SEL), clksel); | |
994 | ||
995 | ret = asic3_irq_probe(pdev); | |
996 | if (ret < 0) { | |
24f4f2ee | 997 | dev_err(asic->dev, "Couldn't probe IRQs\n"); |
6f2384c4 SO |
998 | goto out_unmap; |
999 | } | |
1000 | ||
d8e4a88b | 1001 | asic->gpio.label = "asic3"; |
6f2384c4 SO |
1002 | asic->gpio.base = pdata->gpio_base; |
1003 | asic->gpio.ngpio = ASIC3_NUM_GPIOS; | |
1004 | asic->gpio.get = asic3_gpio_get; | |
1005 | asic->gpio.set = asic3_gpio_set; | |
1006 | asic->gpio.direction_input = asic3_gpio_direction_input; | |
1007 | asic->gpio.direction_output = asic3_gpio_direction_output; | |
450b1151 | 1008 | asic->gpio.to_irq = asic3_gpio_to_irq; |
6f2384c4 | 1009 | |
3b26bf17 SO |
1010 | ret = asic3_gpio_probe(pdev, |
1011 | pdata->gpio_config, | |
1012 | pdata->gpio_config_num); | |
6f2384c4 | 1013 | if (ret < 0) { |
24f4f2ee | 1014 | dev_err(asic->dev, "GPIO probe failed\n"); |
6f2384c4 | 1015 | goto out_irq; |
fa9ff4b1 | 1016 | } |
fa9ff4b1 | 1017 | |
e956a2a8 PZ |
1018 | /* Making a per-device copy is only needed for the |
1019 | * theoretical case of multiple ASIC3s on one board: | |
1020 | */ | |
1021 | memcpy(asic->clocks, asic3_clk_init, sizeof(asic3_clk_init)); | |
1022 | ||
13ca4f66 | 1023 | asic3_mfd_probe(pdev, pdata, mem); |
9461f65a | 1024 | |
f22a9c6f PP |
1025 | asic3_set_register(asic, ASIC3_OFFSET(EXTCF, SELECT), |
1026 | (ASIC3_EXTCF_CF0_BUF_EN|ASIC3_EXTCF_CF0_PWAIT_EN), 1); | |
1027 | ||
24f4f2ee | 1028 | dev_info(asic->dev, "ASIC3 Core driver\n"); |
fa9ff4b1 SO |
1029 | |
1030 | return 0; | |
1031 | ||
6f2384c4 SO |
1032 | out_irq: |
1033 | asic3_irq_remove(pdev); | |
1034 | ||
1035 | out_unmap: | |
fa9ff4b1 | 1036 | iounmap(asic->mapping); |
6f2384c4 | 1037 | |
fa9ff4b1 SO |
1038 | return ret; |
1039 | } | |
1040 | ||
4740f73f | 1041 | static int asic3_remove(struct platform_device *pdev) |
fa9ff4b1 | 1042 | { |
6f2384c4 | 1043 | int ret; |
fa9ff4b1 SO |
1044 | struct asic3 *asic = platform_get_drvdata(pdev); |
1045 | ||
f22a9c6f PP |
1046 | asic3_set_register(asic, ASIC3_OFFSET(EXTCF, SELECT), |
1047 | (ASIC3_EXTCF_CF0_BUF_EN|ASIC3_EXTCF_CF0_PWAIT_EN), 0); | |
1048 | ||
9461f65a PZ |
1049 | asic3_mfd_remove(pdev); |
1050 | ||
6f2384c4 SO |
1051 | ret = asic3_gpio_remove(pdev); |
1052 | if (ret < 0) | |
1053 | return ret; | |
fa9ff4b1 SO |
1054 | asic3_irq_remove(pdev); |
1055 | ||
1056 | asic3_write_register(asic, ASIC3_OFFSET(CLOCK, SEL), 0); | |
1057 | ||
1058 | iounmap(asic->mapping); | |
1059 | ||
fa9ff4b1 SO |
1060 | return 0; |
1061 | } | |
1062 | ||
1063 | static void asic3_shutdown(struct platform_device *pdev) | |
1064 | { | |
1065 | } | |
1066 | ||
1067 | static struct platform_driver asic3_device_driver = { | |
1068 | .driver = { | |
1069 | .name = "asic3", | |
1070 | }, | |
84449216 | 1071 | .remove = asic3_remove, |
fa9ff4b1 SO |
1072 | .shutdown = asic3_shutdown, |
1073 | }; | |
1074 | ||
1075 | static int __init asic3_init(void) | |
1076 | { | |
1077 | int retval = 0; | |
065032f6 | 1078 | retval = platform_driver_probe(&asic3_device_driver, asic3_probe); |
fa9ff4b1 SO |
1079 | return retval; |
1080 | } | |
1081 | ||
1082 | subsys_initcall(asic3_init); |