Commit | Line | Data |
---|---|---|
fa9ff4b1 SO |
1 | /* |
2 | * driver/mfd/asic3.c | |
3 | * | |
4 | * Compaq ASIC3 support. | |
5 | * | |
6 | * This program is free software; you can redistribute it and/or modify | |
7 | * it under the terms of the GNU General Public License version 2 as | |
8 | * published by the Free Software Foundation. | |
9 | * | |
10 | * Copyright 2001 Compaq Computer Corporation. | |
11 | * Copyright 2004-2005 Phil Blundell | |
6f2384c4 | 12 | * Copyright 2007-2008 OpenedHand Ltd. |
fa9ff4b1 SO |
13 | * |
14 | * Authors: Phil Blundell <pb@handhelds.org>, | |
15 | * Samuel Ortiz <sameo@openedhand.com> | |
16 | * | |
17 | */ | |
18 | ||
fa9ff4b1 | 19 | #include <linux/kernel.h> |
9461f65a | 20 | #include <linux/delay.h> |
fa9ff4b1 | 21 | #include <linux/irq.h> |
6f2384c4 | 22 | #include <linux/gpio.h> |
fa9ff4b1 | 23 | #include <linux/io.h> |
5a0e3ad6 | 24 | #include <linux/slab.h> |
fa9ff4b1 SO |
25 | #include <linux/spinlock.h> |
26 | #include <linux/platform_device.h> | |
27 | ||
28 | #include <linux/mfd/asic3.h> | |
9461f65a PZ |
29 | #include <linux/mfd/core.h> |
30 | #include <linux/mfd/ds1wm.h> | |
09f05ce8 | 31 | #include <linux/mfd/tmio.h> |
fa9ff4b1 | 32 | |
e956a2a8 PZ |
33 | enum { |
34 | ASIC3_CLOCK_SPI, | |
35 | ASIC3_CLOCK_OWM, | |
36 | ASIC3_CLOCK_PWM0, | |
37 | ASIC3_CLOCK_PWM1, | |
38 | ASIC3_CLOCK_LED0, | |
39 | ASIC3_CLOCK_LED1, | |
40 | ASIC3_CLOCK_LED2, | |
41 | ASIC3_CLOCK_SD_HOST, | |
42 | ASIC3_CLOCK_SD_BUS, | |
43 | ASIC3_CLOCK_SMBUS, | |
44 | ASIC3_CLOCK_EX0, | |
45 | ASIC3_CLOCK_EX1, | |
46 | }; | |
47 | ||
48 | struct asic3_clk { | |
49 | int enabled; | |
50 | unsigned int cdex; | |
51 | unsigned long rate; | |
52 | }; | |
53 | ||
54 | #define INIT_CDEX(_name, _rate) \ | |
55 | [ASIC3_CLOCK_##_name] = { \ | |
56 | .cdex = CLOCK_CDEX_##_name, \ | |
57 | .rate = _rate, \ | |
58 | } | |
59 | ||
59f2ad2e | 60 | static struct asic3_clk asic3_clk_init[] __initdata = { |
e956a2a8 PZ |
61 | INIT_CDEX(SPI, 0), |
62 | INIT_CDEX(OWM, 5000000), | |
63 | INIT_CDEX(PWM0, 0), | |
64 | INIT_CDEX(PWM1, 0), | |
65 | INIT_CDEX(LED0, 0), | |
66 | INIT_CDEX(LED1, 0), | |
67 | INIT_CDEX(LED2, 0), | |
68 | INIT_CDEX(SD_HOST, 24576000), | |
69 | INIT_CDEX(SD_BUS, 12288000), | |
70 | INIT_CDEX(SMBUS, 0), | |
71 | INIT_CDEX(EX0, 32768), | |
72 | INIT_CDEX(EX1, 24576000), | |
73 | }; | |
74 | ||
6f2384c4 SO |
75 | struct asic3 { |
76 | void __iomem *mapping; | |
77 | unsigned int bus_shift; | |
78 | unsigned int irq_nr; | |
79 | unsigned int irq_base; | |
80 | spinlock_t lock; | |
81 | u16 irq_bothedge[4]; | |
82 | struct gpio_chip gpio; | |
83 | struct device *dev; | |
64e8867b | 84 | void __iomem *tmio_cnf; |
e956a2a8 PZ |
85 | |
86 | struct asic3_clk clocks[ARRAY_SIZE(asic3_clk_init)]; | |
6f2384c4 SO |
87 | }; |
88 | ||
89 | static int asic3_gpio_get(struct gpio_chip *chip, unsigned offset); | |
90 | ||
13ca4f66 | 91 | void asic3_write_register(struct asic3 *asic, unsigned int reg, u32 value) |
fa9ff4b1 | 92 | { |
b32661e0 | 93 | iowrite16(value, asic->mapping + |
fa9ff4b1 SO |
94 | (reg >> asic->bus_shift)); |
95 | } | |
13ca4f66 | 96 | EXPORT_SYMBOL_GPL(asic3_write_register); |
fa9ff4b1 | 97 | |
13ca4f66 | 98 | u32 asic3_read_register(struct asic3 *asic, unsigned int reg) |
fa9ff4b1 | 99 | { |
b32661e0 | 100 | return ioread16(asic->mapping + |
fa9ff4b1 SO |
101 | (reg >> asic->bus_shift)); |
102 | } | |
13ca4f66 | 103 | EXPORT_SYMBOL_GPL(asic3_read_register); |
fa9ff4b1 | 104 | |
59f2ad2e | 105 | static void asic3_set_register(struct asic3 *asic, u32 reg, u32 bits, bool set) |
6483c1b5 PZ |
106 | { |
107 | unsigned long flags; | |
108 | u32 val; | |
109 | ||
110 | spin_lock_irqsave(&asic->lock, flags); | |
111 | val = asic3_read_register(asic, reg); | |
112 | if (set) | |
113 | val |= bits; | |
114 | else | |
115 | val &= ~bits; | |
116 | asic3_write_register(asic, reg, val); | |
117 | spin_unlock_irqrestore(&asic->lock, flags); | |
118 | } | |
119 | ||
fa9ff4b1 SO |
120 | /* IRQs */ |
121 | #define MAX_ASIC_ISR_LOOPS 20 | |
3b8139f8 SO |
122 | #define ASIC3_GPIO_BASE_INCR \ |
123 | (ASIC3_GPIO_B_BASE - ASIC3_GPIO_A_BASE) | |
fa9ff4b1 SO |
124 | |
125 | static void asic3_irq_flip_edge(struct asic3 *asic, | |
126 | u32 base, int bit) | |
127 | { | |
128 | u16 edge; | |
129 | unsigned long flags; | |
130 | ||
131 | spin_lock_irqsave(&asic->lock, flags); | |
132 | edge = asic3_read_register(asic, | |
3b8139f8 | 133 | base + ASIC3_GPIO_EDGE_TRIGGER); |
fa9ff4b1 SO |
134 | edge ^= bit; |
135 | asic3_write_register(asic, | |
3b8139f8 | 136 | base + ASIC3_GPIO_EDGE_TRIGGER, edge); |
fa9ff4b1 SO |
137 | spin_unlock_irqrestore(&asic->lock, flags); |
138 | } | |
139 | ||
140 | static void asic3_irq_demux(unsigned int irq, struct irq_desc *desc) | |
141 | { | |
52a7d607 TG |
142 | struct asic3 *asic = irq_desc_get_handler_data(desc); |
143 | struct irq_data *data = irq_desc_get_irq_data(desc); | |
fa9ff4b1 SO |
144 | int iter, i; |
145 | unsigned long flags; | |
fa9ff4b1 | 146 | |
a09aee8b | 147 | data->chip->irq_ack(data); |
fa9ff4b1 SO |
148 | |
149 | for (iter = 0 ; iter < MAX_ASIC_ISR_LOOPS; iter++) { | |
150 | u32 status; | |
151 | int bank; | |
152 | ||
153 | spin_lock_irqsave(&asic->lock, flags); | |
154 | status = asic3_read_register(asic, | |
3b8139f8 | 155 | ASIC3_OFFSET(INTR, P_INT_STAT)); |
fa9ff4b1 SO |
156 | spin_unlock_irqrestore(&asic->lock, flags); |
157 | ||
158 | /* Check all ten register bits */ | |
159 | if ((status & 0x3ff) == 0) | |
160 | break; | |
161 | ||
162 | /* Handle GPIO IRQs */ | |
163 | for (bank = 0; bank < ASIC3_NUM_GPIO_BANKS; bank++) { | |
164 | if (status & (1 << bank)) { | |
165 | unsigned long base, istat; | |
166 | ||
3b8139f8 SO |
167 | base = ASIC3_GPIO_A_BASE |
168 | + bank * ASIC3_GPIO_BASE_INCR; | |
fa9ff4b1 SO |
169 | |
170 | spin_lock_irqsave(&asic->lock, flags); | |
171 | istat = asic3_read_register(asic, | |
172 | base + | |
3b8139f8 | 173 | ASIC3_GPIO_INT_STATUS); |
fa9ff4b1 SO |
174 | /* Clearing IntStatus */ |
175 | asic3_write_register(asic, | |
176 | base + | |
3b8139f8 | 177 | ASIC3_GPIO_INT_STATUS, 0); |
fa9ff4b1 SO |
178 | spin_unlock_irqrestore(&asic->lock, flags); |
179 | ||
180 | for (i = 0; i < ASIC3_GPIOS_PER_BANK; i++) { | |
181 | int bit = (1 << i); | |
182 | unsigned int irqnr; | |
183 | ||
184 | if (!(istat & bit)) | |
185 | continue; | |
186 | ||
187 | irqnr = asic->irq_base + | |
188 | (ASIC3_GPIOS_PER_BANK * bank) | |
189 | + i; | |
52a7d607 | 190 | generic_handle_irq(irqnr); |
fa9ff4b1 SO |
191 | if (asic->irq_bothedge[bank] & bit) |
192 | asic3_irq_flip_edge(asic, base, | |
193 | bit); | |
194 | } | |
195 | } | |
196 | } | |
197 | ||
198 | /* Handle remaining IRQs in the status register */ | |
199 | for (i = ASIC3_NUM_GPIOS; i < ASIC3_NR_IRQS; i++) { | |
200 | /* They start at bit 4 and go up */ | |
52a7d607 TG |
201 | if (status & (1 << (i - ASIC3_NUM_GPIOS + 4))) |
202 | generic_handle_irq(asic->irq_base + i); | |
fa9ff4b1 SO |
203 | } |
204 | } | |
205 | ||
206 | if (iter >= MAX_ASIC_ISR_LOOPS) | |
24f4f2ee | 207 | dev_err(asic->dev, "interrupt processing overrun\n"); |
fa9ff4b1 SO |
208 | } |
209 | ||
210 | static inline int asic3_irq_to_bank(struct asic3 *asic, int irq) | |
211 | { | |
212 | int n; | |
213 | ||
214 | n = (irq - asic->irq_base) >> 4; | |
215 | ||
3b8139f8 | 216 | return (n * (ASIC3_GPIO_B_BASE - ASIC3_GPIO_A_BASE)); |
fa9ff4b1 SO |
217 | } |
218 | ||
219 | static inline int asic3_irq_to_index(struct asic3 *asic, int irq) | |
220 | { | |
221 | return (irq - asic->irq_base) & 0xf; | |
222 | } | |
223 | ||
0f76aaeb | 224 | static void asic3_mask_gpio_irq(struct irq_data *data) |
fa9ff4b1 | 225 | { |
0f76aaeb | 226 | struct asic3 *asic = irq_data_get_irq_chip_data(data); |
fa9ff4b1 SO |
227 | u32 val, bank, index; |
228 | unsigned long flags; | |
229 | ||
0f76aaeb MB |
230 | bank = asic3_irq_to_bank(asic, data->irq); |
231 | index = asic3_irq_to_index(asic, data->irq); | |
fa9ff4b1 SO |
232 | |
233 | spin_lock_irqsave(&asic->lock, flags); | |
3b8139f8 | 234 | val = asic3_read_register(asic, bank + ASIC3_GPIO_MASK); |
fa9ff4b1 | 235 | val |= 1 << index; |
3b8139f8 | 236 | asic3_write_register(asic, bank + ASIC3_GPIO_MASK, val); |
fa9ff4b1 SO |
237 | spin_unlock_irqrestore(&asic->lock, flags); |
238 | } | |
239 | ||
0f76aaeb | 240 | static void asic3_mask_irq(struct irq_data *data) |
fa9ff4b1 | 241 | { |
0f76aaeb | 242 | struct asic3 *asic = irq_data_get_irq_chip_data(data); |
fa9ff4b1 SO |
243 | int regval; |
244 | unsigned long flags; | |
245 | ||
246 | spin_lock_irqsave(&asic->lock, flags); | |
247 | regval = asic3_read_register(asic, | |
3b8139f8 SO |
248 | ASIC3_INTR_BASE + |
249 | ASIC3_INTR_INT_MASK); | |
fa9ff4b1 SO |
250 | |
251 | regval &= ~(ASIC3_INTMASK_MASK0 << | |
0f76aaeb | 252 | (data->irq - (asic->irq_base + ASIC3_NUM_GPIOS))); |
fa9ff4b1 SO |
253 | |
254 | asic3_write_register(asic, | |
3b8139f8 SO |
255 | ASIC3_INTR_BASE + |
256 | ASIC3_INTR_INT_MASK, | |
fa9ff4b1 SO |
257 | regval); |
258 | spin_unlock_irqrestore(&asic->lock, flags); | |
259 | } | |
260 | ||
0f76aaeb | 261 | static void asic3_unmask_gpio_irq(struct irq_data *data) |
fa9ff4b1 | 262 | { |
0f76aaeb | 263 | struct asic3 *asic = irq_data_get_irq_chip_data(data); |
fa9ff4b1 SO |
264 | u32 val, bank, index; |
265 | unsigned long flags; | |
266 | ||
0f76aaeb MB |
267 | bank = asic3_irq_to_bank(asic, data->irq); |
268 | index = asic3_irq_to_index(asic, data->irq); | |
fa9ff4b1 SO |
269 | |
270 | spin_lock_irqsave(&asic->lock, flags); | |
3b8139f8 | 271 | val = asic3_read_register(asic, bank + ASIC3_GPIO_MASK); |
fa9ff4b1 | 272 | val &= ~(1 << index); |
3b8139f8 | 273 | asic3_write_register(asic, bank + ASIC3_GPIO_MASK, val); |
fa9ff4b1 SO |
274 | spin_unlock_irqrestore(&asic->lock, flags); |
275 | } | |
276 | ||
0f76aaeb | 277 | static void asic3_unmask_irq(struct irq_data *data) |
fa9ff4b1 | 278 | { |
0f76aaeb | 279 | struct asic3 *asic = irq_data_get_irq_chip_data(data); |
fa9ff4b1 SO |
280 | int regval; |
281 | unsigned long flags; | |
282 | ||
283 | spin_lock_irqsave(&asic->lock, flags); | |
284 | regval = asic3_read_register(asic, | |
3b8139f8 SO |
285 | ASIC3_INTR_BASE + |
286 | ASIC3_INTR_INT_MASK); | |
fa9ff4b1 SO |
287 | |
288 | regval |= (ASIC3_INTMASK_MASK0 << | |
0f76aaeb | 289 | (data->irq - (asic->irq_base + ASIC3_NUM_GPIOS))); |
fa9ff4b1 SO |
290 | |
291 | asic3_write_register(asic, | |
3b8139f8 SO |
292 | ASIC3_INTR_BASE + |
293 | ASIC3_INTR_INT_MASK, | |
fa9ff4b1 SO |
294 | regval); |
295 | spin_unlock_irqrestore(&asic->lock, flags); | |
296 | } | |
297 | ||
0f76aaeb | 298 | static int asic3_gpio_irq_type(struct irq_data *data, unsigned int type) |
fa9ff4b1 | 299 | { |
0f76aaeb | 300 | struct asic3 *asic = irq_data_get_irq_chip_data(data); |
fa9ff4b1 SO |
301 | u32 bank, index; |
302 | u16 trigger, level, edge, bit; | |
303 | unsigned long flags; | |
304 | ||
0f76aaeb MB |
305 | bank = asic3_irq_to_bank(asic, data->irq); |
306 | index = asic3_irq_to_index(asic, data->irq); | |
fa9ff4b1 SO |
307 | bit = 1<<index; |
308 | ||
309 | spin_lock_irqsave(&asic->lock, flags); | |
310 | level = asic3_read_register(asic, | |
3b8139f8 | 311 | bank + ASIC3_GPIO_LEVEL_TRIGGER); |
fa9ff4b1 | 312 | edge = asic3_read_register(asic, |
3b8139f8 | 313 | bank + ASIC3_GPIO_EDGE_TRIGGER); |
fa9ff4b1 | 314 | trigger = asic3_read_register(asic, |
3b8139f8 | 315 | bank + ASIC3_GPIO_TRIGGER_TYPE); |
0f76aaeb | 316 | asic->irq_bothedge[(data->irq - asic->irq_base) >> 4] &= ~bit; |
fa9ff4b1 | 317 | |
6cab4860 | 318 | if (type == IRQ_TYPE_EDGE_RISING) { |
fa9ff4b1 SO |
319 | trigger |= bit; |
320 | edge |= bit; | |
6cab4860 | 321 | } else if (type == IRQ_TYPE_EDGE_FALLING) { |
fa9ff4b1 SO |
322 | trigger |= bit; |
323 | edge &= ~bit; | |
6cab4860 | 324 | } else if (type == IRQ_TYPE_EDGE_BOTH) { |
fa9ff4b1 | 325 | trigger |= bit; |
0f76aaeb | 326 | if (asic3_gpio_get(&asic->gpio, data->irq - asic->irq_base)) |
fa9ff4b1 SO |
327 | edge &= ~bit; |
328 | else | |
329 | edge |= bit; | |
0f76aaeb | 330 | asic->irq_bothedge[(data->irq - asic->irq_base) >> 4] |= bit; |
6cab4860 | 331 | } else if (type == IRQ_TYPE_LEVEL_LOW) { |
fa9ff4b1 SO |
332 | trigger &= ~bit; |
333 | level &= ~bit; | |
6cab4860 | 334 | } else if (type == IRQ_TYPE_LEVEL_HIGH) { |
fa9ff4b1 SO |
335 | trigger &= ~bit; |
336 | level |= bit; | |
337 | } else { | |
338 | /* | |
6cab4860 | 339 | * if type == IRQ_TYPE_NONE, we should mask interrupts, but |
fa9ff4b1 SO |
340 | * be careful to not unmask them if mask was also called. |
341 | * Probably need internal state for mask. | |
342 | */ | |
24f4f2ee | 343 | dev_notice(asic->dev, "irq type not changed\n"); |
fa9ff4b1 | 344 | } |
3b8139f8 | 345 | asic3_write_register(asic, bank + ASIC3_GPIO_LEVEL_TRIGGER, |
fa9ff4b1 | 346 | level); |
3b8139f8 | 347 | asic3_write_register(asic, bank + ASIC3_GPIO_EDGE_TRIGGER, |
fa9ff4b1 | 348 | edge); |
3b8139f8 | 349 | asic3_write_register(asic, bank + ASIC3_GPIO_TRIGGER_TYPE, |
fa9ff4b1 SO |
350 | trigger); |
351 | spin_unlock_irqrestore(&asic->lock, flags); | |
352 | return 0; | |
353 | } | |
354 | ||
355 | static struct irq_chip asic3_gpio_irq_chip = { | |
356 | .name = "ASIC3-GPIO", | |
0f76aaeb MB |
357 | .irq_ack = asic3_mask_gpio_irq, |
358 | .irq_mask = asic3_mask_gpio_irq, | |
359 | .irq_unmask = asic3_unmask_gpio_irq, | |
360 | .irq_set_type = asic3_gpio_irq_type, | |
fa9ff4b1 SO |
361 | }; |
362 | ||
363 | static struct irq_chip asic3_irq_chip = { | |
364 | .name = "ASIC3", | |
0f76aaeb MB |
365 | .irq_ack = asic3_mask_irq, |
366 | .irq_mask = asic3_mask_irq, | |
367 | .irq_unmask = asic3_unmask_irq, | |
fa9ff4b1 SO |
368 | }; |
369 | ||
065032f6 | 370 | static int __init asic3_irq_probe(struct platform_device *pdev) |
fa9ff4b1 SO |
371 | { |
372 | struct asic3 *asic = platform_get_drvdata(pdev); | |
373 | unsigned long clksel = 0; | |
374 | unsigned int irq, irq_base; | |
c491b2ff | 375 | int ret; |
fa9ff4b1 | 376 | |
c491b2ff RK |
377 | ret = platform_get_irq(pdev, 0); |
378 | if (ret < 0) | |
379 | return ret; | |
380 | asic->irq_nr = ret; | |
fa9ff4b1 SO |
381 | |
382 | /* turn on clock to IRQ controller */ | |
383 | clksel |= CLOCK_SEL_CX; | |
384 | asic3_write_register(asic, ASIC3_OFFSET(CLOCK, SEL), | |
385 | clksel); | |
386 | ||
387 | irq_base = asic->irq_base; | |
388 | ||
389 | for (irq = irq_base; irq < irq_base + ASIC3_NR_IRQS; irq++) { | |
390 | if (irq < asic->irq_base + ASIC3_NUM_GPIOS) | |
d5bb1221 | 391 | irq_set_chip(irq, &asic3_gpio_irq_chip); |
fa9ff4b1 | 392 | else |
d5bb1221 | 393 | irq_set_chip(irq, &asic3_irq_chip); |
fa9ff4b1 | 394 | |
d5bb1221 TG |
395 | irq_set_chip_data(irq, asic); |
396 | irq_set_handler(irq, handle_level_irq); | |
fa9ff4b1 SO |
397 | set_irq_flags(irq, IRQF_VALID | IRQF_PROBE); |
398 | } | |
399 | ||
3b8139f8 | 400 | asic3_write_register(asic, ASIC3_OFFSET(INTR, INT_MASK), |
fa9ff4b1 SO |
401 | ASIC3_INTMASK_GINTMASK); |
402 | ||
d5bb1221 TG |
403 | irq_set_chained_handler(asic->irq_nr, asic3_irq_demux); |
404 | irq_set_irq_type(asic->irq_nr, IRQ_TYPE_EDGE_RISING); | |
405 | irq_set_handler_data(asic->irq_nr, asic); | |
fa9ff4b1 SO |
406 | |
407 | return 0; | |
408 | } | |
409 | ||
410 | static void asic3_irq_remove(struct platform_device *pdev) | |
411 | { | |
412 | struct asic3 *asic = platform_get_drvdata(pdev); | |
413 | unsigned int irq, irq_base; | |
414 | ||
415 | irq_base = asic->irq_base; | |
416 | ||
417 | for (irq = irq_base; irq < irq_base + ASIC3_NR_IRQS; irq++) { | |
418 | set_irq_flags(irq, 0); | |
d6f7ce9f | 419 | irq_set_chip_and_handler(irq, NULL, NULL); |
d5bb1221 | 420 | irq_set_chip_data(irq, NULL); |
fa9ff4b1 | 421 | } |
d5bb1221 | 422 | irq_set_chained_handler(asic->irq_nr, NULL); |
fa9ff4b1 SO |
423 | } |
424 | ||
425 | /* GPIOs */ | |
6f2384c4 SO |
426 | static int asic3_gpio_direction(struct gpio_chip *chip, |
427 | unsigned offset, int out) | |
428 | { | |
429 | u32 mask = ASIC3_GPIO_TO_MASK(offset), out_reg; | |
430 | unsigned int gpio_base; | |
431 | unsigned long flags; | |
432 | struct asic3 *asic; | |
433 | ||
434 | asic = container_of(chip, struct asic3, gpio); | |
435 | gpio_base = ASIC3_GPIO_TO_BASE(offset); | |
436 | ||
3b8139f8 | 437 | if (gpio_base > ASIC3_GPIO_D_BASE) { |
24f4f2ee SO |
438 | dev_err(asic->dev, "Invalid base (0x%x) for gpio %d\n", |
439 | gpio_base, offset); | |
6f2384c4 SO |
440 | return -EINVAL; |
441 | } | |
442 | ||
443 | spin_lock_irqsave(&asic->lock, flags); | |
444 | ||
3b8139f8 | 445 | out_reg = asic3_read_register(asic, gpio_base + ASIC3_GPIO_DIRECTION); |
6f2384c4 SO |
446 | |
447 | /* Input is 0, Output is 1 */ | |
448 | if (out) | |
449 | out_reg |= mask; | |
450 | else | |
451 | out_reg &= ~mask; | |
452 | ||
3b8139f8 | 453 | asic3_write_register(asic, gpio_base + ASIC3_GPIO_DIRECTION, out_reg); |
6f2384c4 SO |
454 | |
455 | spin_unlock_irqrestore(&asic->lock, flags); | |
456 | ||
457 | return 0; | |
458 | ||
459 | } | |
460 | ||
461 | static int asic3_gpio_direction_input(struct gpio_chip *chip, | |
462 | unsigned offset) | |
463 | { | |
464 | return asic3_gpio_direction(chip, offset, 0); | |
465 | } | |
466 | ||
467 | static int asic3_gpio_direction_output(struct gpio_chip *chip, | |
468 | unsigned offset, int value) | |
469 | { | |
470 | return asic3_gpio_direction(chip, offset, 1); | |
471 | } | |
472 | ||
473 | static int asic3_gpio_get(struct gpio_chip *chip, | |
474 | unsigned offset) | |
475 | { | |
476 | unsigned int gpio_base; | |
477 | u32 mask = ASIC3_GPIO_TO_MASK(offset); | |
478 | struct asic3 *asic; | |
479 | ||
480 | asic = container_of(chip, struct asic3, gpio); | |
481 | gpio_base = ASIC3_GPIO_TO_BASE(offset); | |
482 | ||
3b8139f8 | 483 | if (gpio_base > ASIC3_GPIO_D_BASE) { |
24f4f2ee SO |
484 | dev_err(asic->dev, "Invalid base (0x%x) for gpio %d\n", |
485 | gpio_base, offset); | |
6f2384c4 SO |
486 | return -EINVAL; |
487 | } | |
488 | ||
3b8139f8 | 489 | return asic3_read_register(asic, gpio_base + ASIC3_GPIO_STATUS) & mask; |
6f2384c4 SO |
490 | } |
491 | ||
492 | static void asic3_gpio_set(struct gpio_chip *chip, | |
493 | unsigned offset, int value) | |
494 | { | |
495 | u32 mask, out_reg; | |
496 | unsigned int gpio_base; | |
497 | unsigned long flags; | |
498 | struct asic3 *asic; | |
499 | ||
500 | asic = container_of(chip, struct asic3, gpio); | |
501 | gpio_base = ASIC3_GPIO_TO_BASE(offset); | |
502 | ||
3b8139f8 | 503 | if (gpio_base > ASIC3_GPIO_D_BASE) { |
24f4f2ee SO |
504 | dev_err(asic->dev, "Invalid base (0x%x) for gpio %d\n", |
505 | gpio_base, offset); | |
6f2384c4 SO |
506 | return; |
507 | } | |
508 | ||
509 | mask = ASIC3_GPIO_TO_MASK(offset); | |
510 | ||
511 | spin_lock_irqsave(&asic->lock, flags); | |
512 | ||
3b8139f8 | 513 | out_reg = asic3_read_register(asic, gpio_base + ASIC3_GPIO_OUT); |
6f2384c4 SO |
514 | |
515 | if (value) | |
516 | out_reg |= mask; | |
517 | else | |
518 | out_reg &= ~mask; | |
519 | ||
3b8139f8 | 520 | asic3_write_register(asic, gpio_base + ASIC3_GPIO_OUT, out_reg); |
6f2384c4 SO |
521 | |
522 | spin_unlock_irqrestore(&asic->lock, flags); | |
523 | ||
524 | return; | |
525 | } | |
526 | ||
065032f6 PZ |
527 | static __init int asic3_gpio_probe(struct platform_device *pdev, |
528 | u16 *gpio_config, int num) | |
fa9ff4b1 | 529 | { |
fa9ff4b1 | 530 | struct asic3 *asic = platform_get_drvdata(pdev); |
3b26bf17 SO |
531 | u16 alt_reg[ASIC3_NUM_GPIO_BANKS]; |
532 | u16 out_reg[ASIC3_NUM_GPIO_BANKS]; | |
533 | u16 dir_reg[ASIC3_NUM_GPIO_BANKS]; | |
534 | int i; | |
fa9ff4b1 | 535 | |
59f0cb0f RK |
536 | memset(alt_reg, 0, ASIC3_NUM_GPIO_BANKS * sizeof(u16)); |
537 | memset(out_reg, 0, ASIC3_NUM_GPIO_BANKS * sizeof(u16)); | |
538 | memset(dir_reg, 0, ASIC3_NUM_GPIO_BANKS * sizeof(u16)); | |
3b26bf17 SO |
539 | |
540 | /* Enable all GPIOs */ | |
3b8139f8 SO |
541 | asic3_write_register(asic, ASIC3_GPIO_OFFSET(A, MASK), 0xffff); |
542 | asic3_write_register(asic, ASIC3_GPIO_OFFSET(B, MASK), 0xffff); | |
543 | asic3_write_register(asic, ASIC3_GPIO_OFFSET(C, MASK), 0xffff); | |
544 | asic3_write_register(asic, ASIC3_GPIO_OFFSET(D, MASK), 0xffff); | |
fa9ff4b1 | 545 | |
3b26bf17 SO |
546 | for (i = 0; i < num; i++) { |
547 | u8 alt, pin, dir, init, bank_num, bit_num; | |
548 | u16 config = gpio_config[i]; | |
549 | ||
550 | pin = ASIC3_CONFIG_GPIO_PIN(config); | |
551 | alt = ASIC3_CONFIG_GPIO_ALT(config); | |
552 | dir = ASIC3_CONFIG_GPIO_DIR(config); | |
553 | init = ASIC3_CONFIG_GPIO_INIT(config); | |
554 | ||
555 | bank_num = ASIC3_GPIO_TO_BANK(pin); | |
556 | bit_num = ASIC3_GPIO_TO_BIT(pin); | |
557 | ||
558 | alt_reg[bank_num] |= (alt << bit_num); | |
559 | out_reg[bank_num] |= (init << bit_num); | |
560 | dir_reg[bank_num] |= (dir << bit_num); | |
561 | } | |
562 | ||
563 | for (i = 0; i < ASIC3_NUM_GPIO_BANKS; i++) { | |
564 | asic3_write_register(asic, | |
565 | ASIC3_BANK_TO_BASE(i) + | |
3b8139f8 | 566 | ASIC3_GPIO_DIRECTION, |
3b26bf17 SO |
567 | dir_reg[i]); |
568 | asic3_write_register(asic, | |
3b8139f8 | 569 | ASIC3_BANK_TO_BASE(i) + ASIC3_GPIO_OUT, |
3b26bf17 SO |
570 | out_reg[i]); |
571 | asic3_write_register(asic, | |
572 | ASIC3_BANK_TO_BASE(i) + | |
3b8139f8 | 573 | ASIC3_GPIO_ALT_FUNCTION, |
3b26bf17 | 574 | alt_reg[i]); |
fa9ff4b1 SO |
575 | } |
576 | ||
6f2384c4 | 577 | return gpiochip_add(&asic->gpio); |
fa9ff4b1 SO |
578 | } |
579 | ||
6f2384c4 | 580 | static int asic3_gpio_remove(struct platform_device *pdev) |
fa9ff4b1 | 581 | { |
6f2384c4 SO |
582 | struct asic3 *asic = platform_get_drvdata(pdev); |
583 | ||
584 | return gpiochip_remove(&asic->gpio); | |
fa9ff4b1 SO |
585 | } |
586 | ||
e956a2a8 PZ |
587 | static int asic3_clk_enable(struct asic3 *asic, struct asic3_clk *clk) |
588 | { | |
589 | unsigned long flags; | |
590 | u32 cdex; | |
591 | ||
592 | spin_lock_irqsave(&asic->lock, flags); | |
593 | if (clk->enabled++ == 0) { | |
594 | cdex = asic3_read_register(asic, ASIC3_OFFSET(CLOCK, CDEX)); | |
595 | cdex |= clk->cdex; | |
596 | asic3_write_register(asic, ASIC3_OFFSET(CLOCK, CDEX), cdex); | |
597 | } | |
598 | spin_unlock_irqrestore(&asic->lock, flags); | |
599 | ||
600 | return 0; | |
601 | } | |
602 | ||
603 | static void asic3_clk_disable(struct asic3 *asic, struct asic3_clk *clk) | |
604 | { | |
605 | unsigned long flags; | |
606 | u32 cdex; | |
607 | ||
608 | WARN_ON(clk->enabled == 0); | |
609 | ||
610 | spin_lock_irqsave(&asic->lock, flags); | |
611 | if (--clk->enabled == 0) { | |
612 | cdex = asic3_read_register(asic, ASIC3_OFFSET(CLOCK, CDEX)); | |
613 | cdex &= ~clk->cdex; | |
614 | asic3_write_register(asic, ASIC3_OFFSET(CLOCK, CDEX), cdex); | |
615 | } | |
616 | spin_unlock_irqrestore(&asic->lock, flags); | |
617 | } | |
fa9ff4b1 | 618 | |
9461f65a PZ |
619 | /* MFD cells (SPI, PWM, LED, DS1WM, MMC) */ |
620 | static struct ds1wm_driver_data ds1wm_pdata = { | |
621 | .active_high = 1, | |
622 | }; | |
623 | ||
624 | static struct resource ds1wm_resources[] = { | |
625 | { | |
626 | .start = ASIC3_OWM_BASE, | |
627 | .end = ASIC3_OWM_BASE + 0x13, | |
628 | .flags = IORESOURCE_MEM, | |
629 | }, | |
630 | { | |
631 | .start = ASIC3_IRQ_OWM, | |
fe421425 | 632 | .end = ASIC3_IRQ_OWM, |
9461f65a PZ |
633 | .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_HIGHEDGE, |
634 | }, | |
635 | }; | |
636 | ||
637 | static int ds1wm_enable(struct platform_device *pdev) | |
638 | { | |
639 | struct asic3 *asic = dev_get_drvdata(pdev->dev.parent); | |
640 | ||
641 | /* Turn on external clocks and the OWM clock */ | |
642 | asic3_clk_enable(asic, &asic->clocks[ASIC3_CLOCK_EX0]); | |
643 | asic3_clk_enable(asic, &asic->clocks[ASIC3_CLOCK_EX1]); | |
644 | asic3_clk_enable(asic, &asic->clocks[ASIC3_CLOCK_OWM]); | |
645 | msleep(1); | |
646 | ||
647 | /* Reset and enable DS1WM */ | |
648 | asic3_set_register(asic, ASIC3_OFFSET(EXTCF, RESET), | |
649 | ASIC3_EXTCF_OWM_RESET, 1); | |
650 | msleep(1); | |
651 | asic3_set_register(asic, ASIC3_OFFSET(EXTCF, RESET), | |
652 | ASIC3_EXTCF_OWM_RESET, 0); | |
653 | msleep(1); | |
654 | asic3_set_register(asic, ASIC3_OFFSET(EXTCF, SELECT), | |
655 | ASIC3_EXTCF_OWM_EN, 1); | |
656 | msleep(1); | |
657 | ||
658 | return 0; | |
659 | } | |
660 | ||
661 | static int ds1wm_disable(struct platform_device *pdev) | |
662 | { | |
663 | struct asic3 *asic = dev_get_drvdata(pdev->dev.parent); | |
664 | ||
665 | asic3_set_register(asic, ASIC3_OFFSET(EXTCF, SELECT), | |
666 | ASIC3_EXTCF_OWM_EN, 0); | |
667 | ||
668 | asic3_clk_disable(asic, &asic->clocks[ASIC3_CLOCK_OWM]); | |
669 | asic3_clk_disable(asic, &asic->clocks[ASIC3_CLOCK_EX0]); | |
670 | asic3_clk_disable(asic, &asic->clocks[ASIC3_CLOCK_EX1]); | |
671 | ||
672 | return 0; | |
673 | } | |
674 | ||
675 | static struct mfd_cell asic3_cell_ds1wm = { | |
676 | .name = "ds1wm", | |
677 | .enable = ds1wm_enable, | |
678 | .disable = ds1wm_disable, | |
121ea573 SO |
679 | .platform_data = &ds1wm_pdata, |
680 | .pdata_size = sizeof(ds1wm_pdata), | |
9461f65a PZ |
681 | .num_resources = ARRAY_SIZE(ds1wm_resources), |
682 | .resources = ds1wm_resources, | |
683 | }; | |
684 | ||
64e8867b IM |
685 | static void asic3_mmc_pwr(struct platform_device *pdev, int state) |
686 | { | |
687 | struct asic3 *asic = dev_get_drvdata(pdev->dev.parent); | |
688 | ||
689 | tmio_core_mmc_pwr(asic->tmio_cnf, 1 - asic->bus_shift, state); | |
690 | } | |
691 | ||
692 | static void asic3_mmc_clk_div(struct platform_device *pdev, int state) | |
693 | { | |
694 | struct asic3 *asic = dev_get_drvdata(pdev->dev.parent); | |
695 | ||
696 | tmio_core_mmc_clk_div(asic->tmio_cnf, 1 - asic->bus_shift, state); | |
697 | } | |
698 | ||
09f05ce8 | 699 | static struct tmio_mmc_data asic3_mmc_data = { |
64e8867b IM |
700 | .hclk = 24576000, |
701 | .set_pwr = asic3_mmc_pwr, | |
702 | .set_clk_div = asic3_mmc_clk_div, | |
09f05ce8 PZ |
703 | }; |
704 | ||
705 | static struct resource asic3_mmc_resources[] = { | |
706 | { | |
707 | .start = ASIC3_SD_CTRL_BASE, | |
708 | .end = ASIC3_SD_CTRL_BASE + 0x3ff, | |
709 | .flags = IORESOURCE_MEM, | |
710 | }, | |
09f05ce8 PZ |
711 | { |
712 | .start = 0, | |
713 | .end = 0, | |
714 | .flags = IORESOURCE_IRQ, | |
715 | }, | |
716 | }; | |
717 | ||
718 | static int asic3_mmc_enable(struct platform_device *pdev) | |
719 | { | |
720 | struct asic3 *asic = dev_get_drvdata(pdev->dev.parent); | |
721 | ||
722 | /* Not sure if it must be done bit by bit, but leaving as-is */ | |
723 | asic3_set_register(asic, ASIC3_OFFSET(SDHWCTRL, SDCONF), | |
724 | ASIC3_SDHWCTRL_LEVCD, 1); | |
725 | asic3_set_register(asic, ASIC3_OFFSET(SDHWCTRL, SDCONF), | |
726 | ASIC3_SDHWCTRL_LEVWP, 1); | |
727 | asic3_set_register(asic, ASIC3_OFFSET(SDHWCTRL, SDCONF), | |
728 | ASIC3_SDHWCTRL_SUSPEND, 0); | |
729 | asic3_set_register(asic, ASIC3_OFFSET(SDHWCTRL, SDCONF), | |
730 | ASIC3_SDHWCTRL_PCLR, 0); | |
731 | ||
732 | asic3_clk_enable(asic, &asic->clocks[ASIC3_CLOCK_EX0]); | |
733 | /* CLK32 used for card detection and for interruption detection | |
734 | * when HCLK is stopped. | |
735 | */ | |
736 | asic3_clk_enable(asic, &asic->clocks[ASIC3_CLOCK_EX1]); | |
737 | msleep(1); | |
738 | ||
739 | /* HCLK 24.576 MHz, BCLK 12.288 MHz: */ | |
740 | asic3_write_register(asic, ASIC3_OFFSET(CLOCK, SEL), | |
741 | CLOCK_SEL_CX | CLOCK_SEL_SD_HCLK_SEL); | |
742 | ||
743 | asic3_clk_enable(asic, &asic->clocks[ASIC3_CLOCK_SD_HOST]); | |
744 | asic3_clk_enable(asic, &asic->clocks[ASIC3_CLOCK_SD_BUS]); | |
745 | msleep(1); | |
746 | ||
747 | asic3_set_register(asic, ASIC3_OFFSET(EXTCF, SELECT), | |
748 | ASIC3_EXTCF_SD_MEM_ENABLE, 1); | |
749 | ||
750 | /* Enable SD card slot 3.3V power supply */ | |
751 | asic3_set_register(asic, ASIC3_OFFSET(SDHWCTRL, SDCONF), | |
752 | ASIC3_SDHWCTRL_SDPWR, 1); | |
753 | ||
64e8867b IM |
754 | /* ASIC3_SD_CTRL_BASE assumes 32-bit addressing, TMIO is 16-bit */ |
755 | tmio_core_mmc_enable(asic->tmio_cnf, 1 - asic->bus_shift, | |
756 | ASIC3_SD_CTRL_BASE >> 1); | |
757 | ||
09f05ce8 PZ |
758 | return 0; |
759 | } | |
760 | ||
761 | static int asic3_mmc_disable(struct platform_device *pdev) | |
762 | { | |
763 | struct asic3 *asic = dev_get_drvdata(pdev->dev.parent); | |
764 | ||
765 | /* Put in suspend mode */ | |
766 | asic3_set_register(asic, ASIC3_OFFSET(SDHWCTRL, SDCONF), | |
767 | ASIC3_SDHWCTRL_SUSPEND, 1); | |
768 | ||
769 | /* Disable clocks */ | |
770 | asic3_clk_disable(asic, &asic->clocks[ASIC3_CLOCK_SD_HOST]); | |
771 | asic3_clk_disable(asic, &asic->clocks[ASIC3_CLOCK_SD_BUS]); | |
772 | asic3_clk_disable(asic, &asic->clocks[ASIC3_CLOCK_EX0]); | |
773 | asic3_clk_disable(asic, &asic->clocks[ASIC3_CLOCK_EX1]); | |
774 | return 0; | |
775 | } | |
776 | ||
777 | static struct mfd_cell asic3_cell_mmc = { | |
778 | .name = "tmio-mmc", | |
779 | .enable = asic3_mmc_enable, | |
780 | .disable = asic3_mmc_disable, | |
ec71974f SO |
781 | .platform_data = &asic3_mmc_data, |
782 | .pdata_size = sizeof(asic3_mmc_data), | |
09f05ce8 PZ |
783 | .num_resources = ARRAY_SIZE(asic3_mmc_resources), |
784 | .resources = asic3_mmc_resources, | |
785 | }; | |
786 | ||
13ca4f66 PP |
787 | static const int clock_ledn[ASIC3_NUM_LEDS] = { |
788 | [0] = ASIC3_CLOCK_LED0, | |
789 | [1] = ASIC3_CLOCK_LED1, | |
790 | [2] = ASIC3_CLOCK_LED2, | |
791 | }; | |
792 | ||
793 | static int asic3_leds_enable(struct platform_device *pdev) | |
794 | { | |
795 | const struct mfd_cell *cell = mfd_get_cell(pdev); | |
796 | struct asic3 *asic = dev_get_drvdata(pdev->dev.parent); | |
797 | ||
798 | asic3_clk_enable(asic, &asic->clocks[clock_ledn[cell->id]]); | |
799 | ||
800 | return 0; | |
801 | } | |
802 | ||
803 | static int asic3_leds_disable(struct platform_device *pdev) | |
804 | { | |
805 | const struct mfd_cell *cell = mfd_get_cell(pdev); | |
806 | struct asic3 *asic = dev_get_drvdata(pdev->dev.parent); | |
807 | ||
808 | asic3_clk_disable(asic, &asic->clocks[clock_ledn[cell->id]]); | |
809 | ||
810 | return 0; | |
811 | } | |
812 | ||
813 | static struct mfd_cell asic3_cell_leds[ASIC3_NUM_LEDS] = { | |
814 | [0] = { | |
815 | .name = "leds-asic3", | |
816 | .id = 0, | |
817 | .enable = asic3_leds_enable, | |
818 | .disable = asic3_leds_disable, | |
819 | }, | |
820 | [1] = { | |
821 | .name = "leds-asic3", | |
822 | .id = 1, | |
823 | .enable = asic3_leds_enable, | |
824 | .disable = asic3_leds_disable, | |
825 | }, | |
826 | [2] = { | |
827 | .name = "leds-asic3", | |
828 | .id = 2, | |
829 | .enable = asic3_leds_enable, | |
830 | .disable = asic3_leds_disable, | |
831 | }, | |
832 | }; | |
833 | ||
9461f65a | 834 | static int __init asic3_mfd_probe(struct platform_device *pdev, |
13ca4f66 | 835 | struct asic3_platform_data *pdata, |
9461f65a PZ |
836 | struct resource *mem) |
837 | { | |
838 | struct asic3 *asic = platform_get_drvdata(pdev); | |
09f05ce8 PZ |
839 | struct resource *mem_sdio; |
840 | int irq, ret; | |
841 | ||
842 | mem_sdio = platform_get_resource(pdev, IORESOURCE_MEM, 1); | |
843 | if (!mem_sdio) | |
844 | dev_dbg(asic->dev, "no SDIO MEM resource\n"); | |
845 | ||
846 | irq = platform_get_irq(pdev, 1); | |
847 | if (irq < 0) | |
848 | dev_dbg(asic->dev, "no SDIO IRQ resource\n"); | |
9461f65a PZ |
849 | |
850 | /* DS1WM */ | |
851 | asic3_set_register(asic, ASIC3_OFFSET(EXTCF, SELECT), | |
852 | ASIC3_EXTCF_OWM_SMB, 0); | |
853 | ||
854 | ds1wm_resources[0].start >>= asic->bus_shift; | |
855 | ds1wm_resources[0].end >>= asic->bus_shift; | |
856 | ||
09f05ce8 | 857 | /* MMC */ |
64e8867b IM |
858 | asic->tmio_cnf = ioremap((ASIC3_SD_CONFIG_BASE >> asic->bus_shift) + |
859 | mem_sdio->start, 0x400 >> asic->bus_shift); | |
860 | if (!asic->tmio_cnf) { | |
861 | ret = -ENOMEM; | |
862 | dev_dbg(asic->dev, "Couldn't ioremap SD_CONFIG\n"); | |
863 | goto out; | |
864 | } | |
09f05ce8 PZ |
865 | asic3_mmc_resources[0].start >>= asic->bus_shift; |
866 | asic3_mmc_resources[0].end >>= asic->bus_shift; | |
09f05ce8 | 867 | |
9461f65a PZ |
868 | ret = mfd_add_devices(&pdev->dev, pdev->id, |
869 | &asic3_cell_ds1wm, 1, mem, asic->irq_base); | |
09f05ce8 PZ |
870 | if (ret < 0) |
871 | goto out; | |
872 | ||
13ca4f66 | 873 | if (mem_sdio && (irq >= 0)) { |
09f05ce8 PZ |
874 | ret = mfd_add_devices(&pdev->dev, pdev->id, |
875 | &asic3_cell_mmc, 1, mem_sdio, irq); | |
13ca4f66 PP |
876 | if (ret < 0) |
877 | goto out; | |
878 | } | |
879 | ||
880 | if (pdata->leds) { | |
881 | int i; | |
882 | ||
883 | for (i = 0; i < ASIC3_NUM_LEDS; ++i) { | |
884 | asic3_cell_leds[i].platform_data = &pdata->leds[i]; | |
885 | asic3_cell_leds[i].pdata_size = sizeof(pdata->leds[i]); | |
886 | } | |
887 | ret = mfd_add_devices(&pdev->dev, 0, | |
888 | asic3_cell_leds, ASIC3_NUM_LEDS, NULL, 0); | |
889 | } | |
9461f65a | 890 | |
09f05ce8 | 891 | out: |
9461f65a PZ |
892 | return ret; |
893 | } | |
894 | ||
895 | static void asic3_mfd_remove(struct platform_device *pdev) | |
896 | { | |
64e8867b IM |
897 | struct asic3 *asic = platform_get_drvdata(pdev); |
898 | ||
9461f65a | 899 | mfd_remove_devices(&pdev->dev); |
64e8867b | 900 | iounmap(asic->tmio_cnf); |
9461f65a PZ |
901 | } |
902 | ||
fa9ff4b1 | 903 | /* Core */ |
065032f6 | 904 | static int __init asic3_probe(struct platform_device *pdev) |
fa9ff4b1 SO |
905 | { |
906 | struct asic3_platform_data *pdata = pdev->dev.platform_data; | |
907 | struct asic3 *asic; | |
908 | struct resource *mem; | |
909 | unsigned long clksel; | |
6f2384c4 | 910 | int ret = 0; |
fa9ff4b1 SO |
911 | |
912 | asic = kzalloc(sizeof(struct asic3), GFP_KERNEL); | |
6f2384c4 SO |
913 | if (asic == NULL) { |
914 | printk(KERN_ERR "kzalloc failed\n"); | |
fa9ff4b1 | 915 | return -ENOMEM; |
6f2384c4 | 916 | } |
fa9ff4b1 SO |
917 | |
918 | spin_lock_init(&asic->lock); | |
919 | platform_set_drvdata(pdev, asic); | |
920 | asic->dev = &pdev->dev; | |
921 | ||
922 | mem = platform_get_resource(pdev, IORESOURCE_MEM, 0); | |
923 | if (!mem) { | |
924 | ret = -ENOMEM; | |
24f4f2ee | 925 | dev_err(asic->dev, "no MEM resource\n"); |
6f2384c4 | 926 | goto out_free; |
fa9ff4b1 SO |
927 | } |
928 | ||
be584bd5 | 929 | asic->mapping = ioremap(mem->start, resource_size(mem)); |
fa9ff4b1 SO |
930 | if (!asic->mapping) { |
931 | ret = -ENOMEM; | |
24f4f2ee | 932 | dev_err(asic->dev, "Couldn't ioremap\n"); |
6f2384c4 | 933 | goto out_free; |
fa9ff4b1 SO |
934 | } |
935 | ||
936 | asic->irq_base = pdata->irq_base; | |
937 | ||
99cdb0c8 | 938 | /* calculate bus shift from mem resource */ |
be584bd5 | 939 | asic->bus_shift = 2 - (resource_size(mem) >> 12); |
fa9ff4b1 SO |
940 | |
941 | clksel = 0; | |
942 | asic3_write_register(asic, ASIC3_OFFSET(CLOCK, SEL), clksel); | |
943 | ||
944 | ret = asic3_irq_probe(pdev); | |
945 | if (ret < 0) { | |
24f4f2ee | 946 | dev_err(asic->dev, "Couldn't probe IRQs\n"); |
6f2384c4 SO |
947 | goto out_unmap; |
948 | } | |
949 | ||
950 | asic->gpio.base = pdata->gpio_base; | |
951 | asic->gpio.ngpio = ASIC3_NUM_GPIOS; | |
952 | asic->gpio.get = asic3_gpio_get; | |
953 | asic->gpio.set = asic3_gpio_set; | |
954 | asic->gpio.direction_input = asic3_gpio_direction_input; | |
955 | asic->gpio.direction_output = asic3_gpio_direction_output; | |
956 | ||
3b26bf17 SO |
957 | ret = asic3_gpio_probe(pdev, |
958 | pdata->gpio_config, | |
959 | pdata->gpio_config_num); | |
6f2384c4 | 960 | if (ret < 0) { |
24f4f2ee | 961 | dev_err(asic->dev, "GPIO probe failed\n"); |
6f2384c4 | 962 | goto out_irq; |
fa9ff4b1 | 963 | } |
fa9ff4b1 | 964 | |
e956a2a8 PZ |
965 | /* Making a per-device copy is only needed for the |
966 | * theoretical case of multiple ASIC3s on one board: | |
967 | */ | |
968 | memcpy(asic->clocks, asic3_clk_init, sizeof(asic3_clk_init)); | |
969 | ||
13ca4f66 | 970 | asic3_mfd_probe(pdev, pdata, mem); |
9461f65a | 971 | |
24f4f2ee | 972 | dev_info(asic->dev, "ASIC3 Core driver\n"); |
fa9ff4b1 SO |
973 | |
974 | return 0; | |
975 | ||
6f2384c4 SO |
976 | out_irq: |
977 | asic3_irq_remove(pdev); | |
978 | ||
979 | out_unmap: | |
fa9ff4b1 | 980 | iounmap(asic->mapping); |
6f2384c4 SO |
981 | |
982 | out_free: | |
fa9ff4b1 SO |
983 | kfree(asic); |
984 | ||
985 | return ret; | |
986 | } | |
987 | ||
1e3edaf6 | 988 | static int __devexit asic3_remove(struct platform_device *pdev) |
fa9ff4b1 | 989 | { |
6f2384c4 | 990 | int ret; |
fa9ff4b1 SO |
991 | struct asic3 *asic = platform_get_drvdata(pdev); |
992 | ||
9461f65a PZ |
993 | asic3_mfd_remove(pdev); |
994 | ||
6f2384c4 SO |
995 | ret = asic3_gpio_remove(pdev); |
996 | if (ret < 0) | |
997 | return ret; | |
fa9ff4b1 SO |
998 | asic3_irq_remove(pdev); |
999 | ||
1000 | asic3_write_register(asic, ASIC3_OFFSET(CLOCK, SEL), 0); | |
1001 | ||
1002 | iounmap(asic->mapping); | |
1003 | ||
1004 | kfree(asic); | |
1005 | ||
1006 | return 0; | |
1007 | } | |
1008 | ||
1009 | static void asic3_shutdown(struct platform_device *pdev) | |
1010 | { | |
1011 | } | |
1012 | ||
1013 | static struct platform_driver asic3_device_driver = { | |
1014 | .driver = { | |
1015 | .name = "asic3", | |
1016 | }, | |
fa9ff4b1 SO |
1017 | .remove = __devexit_p(asic3_remove), |
1018 | .shutdown = asic3_shutdown, | |
1019 | }; | |
1020 | ||
1021 | static int __init asic3_init(void) | |
1022 | { | |
1023 | int retval = 0; | |
065032f6 | 1024 | retval = platform_driver_probe(&asic3_device_driver, asic3_probe); |
fa9ff4b1 SO |
1025 | return retval; |
1026 | } | |
1027 | ||
1028 | subsys_initcall(asic3_init); |