Commit | Line | Data |
---|---|---|
e82c60ae DT |
1 | /* |
2 | * lpc_sch.c - LPC interface for Intel Poulsbo SCH | |
3 | * | |
4 | * LPC bridge function of the Intel SCH contains many other | |
5 | * functional units, such as Interrupt controllers, Timers, | |
6 | * Power Management, System Management, GPIO, RTC, and LPC | |
7 | * Configuration Registers. | |
8 | * | |
9 | * Copyright (c) 2010 CompuLab Ltd | |
10 | * Author: Denis Turischev <denis@compulab.co.il> | |
11 | * | |
12 | * This program is free software; you can redistribute it and/or modify | |
13 | * it under the terms of the GNU General Public License 2 as published | |
14 | * by the Free Software Foundation. | |
15 | * | |
16 | * This program is distributed in the hope that it will be useful, | |
17 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
18 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
19 | * GNU General Public License for more details. | |
20 | * | |
21 | * You should have received a copy of the GNU General Public License | |
22 | * along with this program; see the file COPYING. If not, write to | |
23 | * the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA. | |
24 | */ | |
25 | ||
26 | #include <linux/init.h> | |
27 | #include <linux/kernel.h> | |
28 | #include <linux/module.h> | |
29 | #include <linux/errno.h> | |
30 | #include <linux/acpi.h> | |
31 | #include <linux/pci.h> | |
32 | #include <linux/mfd/core.h> | |
33 | ||
34 | #define SMBASE 0x40 | |
35 | #define SMBUS_IO_SIZE 64 | |
36 | ||
37 | #define GPIOBASE 0x44 | |
38 | #define GPIO_IO_SIZE 64 | |
8ee3c2a7 | 39 | #define GPIO_IO_SIZE_CENTERTON 128 |
e82c60ae | 40 | |
19921ef6 AS |
41 | #define WDTBASE 0x84 |
42 | #define WDT_IO_SIZE 64 | |
43 | ||
e82c60ae DT |
44 | static struct resource smbus_sch_resource = { |
45 | .flags = IORESOURCE_IO, | |
46 | }; | |
47 | ||
e82c60ae DT |
48 | static struct resource gpio_sch_resource = { |
49 | .flags = IORESOURCE_IO, | |
50 | }; | |
51 | ||
19921ef6 AS |
52 | static struct resource wdt_sch_resource = { |
53 | .flags = IORESOURCE_IO, | |
54 | }; | |
55 | ||
5829e9b6 DH |
56 | static struct mfd_cell lpc_sch_cells[3]; |
57 | ||
58 | static struct mfd_cell isch_smbus_cell = { | |
59 | .name = "isch_smbus", | |
60 | .num_resources = 1, | |
61 | .resources = &smbus_sch_resource, | |
62 | }; | |
63 | ||
64 | static struct mfd_cell sch_gpio_cell = { | |
65 | .name = "sch_gpio", | |
66 | .num_resources = 1, | |
67 | .resources = &gpio_sch_resource, | |
68 | }; | |
69 | ||
70 | static struct mfd_cell wdt_sch_cell = { | |
71 | .name = "ie6xx_wdt", | |
72 | .num_resources = 1, | |
73 | .resources = &wdt_sch_resource, | |
19921ef6 AS |
74 | }; |
75 | ||
61485c63 | 76 | static DEFINE_PCI_DEVICE_TABLE(lpc_sch_ids) = { |
e82c60ae | 77 | { PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_SCH_LPC) }, |
e967f77d | 78 | { PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ITC_LPC) }, |
8ee3c2a7 | 79 | { PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_CENTERTON_ILB) }, |
e82c60ae DT |
80 | { 0, } |
81 | }; | |
82 | MODULE_DEVICE_TABLE(pci, lpc_sch_ids); | |
83 | ||
f791be49 | 84 | static int lpc_sch_probe(struct pci_dev *dev, |
e82c60ae DT |
85 | const struct pci_device_id *id) |
86 | { | |
87 | unsigned int base_addr_cfg; | |
88 | unsigned short base_addr; | |
5829e9b6 | 89 | int i, cells = 0; |
19921ef6 | 90 | int ret; |
e82c60ae DT |
91 | |
92 | pci_read_config_dword(dev, SMBASE, &base_addr_cfg); | |
5829e9b6 DH |
93 | base_addr = 0; |
94 | if (!(base_addr_cfg & (1 << 31))) | |
95 | dev_warn(&dev->dev, "Decode of the SMBus I/O range disabled\n"); | |
96 | else | |
97 | base_addr = (unsigned short)base_addr_cfg; | |
e82c60ae | 98 | |
e82c60ae | 99 | if (base_addr == 0) { |
5829e9b6 DH |
100 | dev_warn(&dev->dev, "I/O space for SMBus uninitialized\n"); |
101 | } else { | |
102 | lpc_sch_cells[cells++] = isch_smbus_cell; | |
103 | smbus_sch_resource.start = base_addr; | |
104 | smbus_sch_resource.end = base_addr + SMBUS_IO_SIZE - 1; | |
e82c60ae DT |
105 | } |
106 | ||
5829e9b6 DH |
107 | pci_read_config_dword(dev, GPIOBASE, &base_addr_cfg); |
108 | base_addr = 0; | |
109 | if (!(base_addr_cfg & (1 << 31))) | |
110 | dev_warn(&dev->dev, "Decode of the GPIO I/O range disabled\n"); | |
8ee3c2a7 | 111 | else |
5829e9b6 | 112 | base_addr = (unsigned short)base_addr_cfg; |
e967f77d | 113 | |
5829e9b6 DH |
114 | if (base_addr == 0) { |
115 | dev_warn(&dev->dev, "I/O space for GPIO uninitialized\n"); | |
116 | } else { | |
117 | lpc_sch_cells[cells++] = sch_gpio_cell; | |
118 | gpio_sch_resource.start = base_addr; | |
119 | if (id->device == PCI_DEVICE_ID_INTEL_CENTERTON_ILB) | |
120 | gpio_sch_resource.end = base_addr + GPIO_IO_SIZE_CENTERTON - 1; | |
121 | else | |
122 | gpio_sch_resource.end = base_addr + GPIO_IO_SIZE - 1; | |
123 | } | |
19921ef6 | 124 | |
8ee3c2a7 | 125 | if (id->device == PCI_DEVICE_ID_INTEL_ITC_LPC |
5829e9b6 | 126 | || id->device == PCI_DEVICE_ID_INTEL_CENTERTON_ILB) { |
19921ef6 | 127 | pci_read_config_dword(dev, WDTBASE, &base_addr_cfg); |
5829e9b6 DH |
128 | base_addr = 0; |
129 | if (!(base_addr_cfg & (1 << 31))) | |
130 | dev_warn(&dev->dev, "Decode of the WDT I/O range disabled\n"); | |
131 | else | |
132 | base_addr = (unsigned short)base_addr_cfg; | |
133 | if (base_addr == 0) | |
134 | dev_warn(&dev->dev, "I/O space for WDT uninitialized\n"); | |
135 | else { | |
136 | lpc_sch_cells[cells++] = wdt_sch_cell; | |
137 | wdt_sch_resource.start = base_addr; | |
138 | wdt_sch_resource.end = base_addr + WDT_IO_SIZE - 1; | |
19921ef6 | 139 | } |
5829e9b6 | 140 | } |
19921ef6 | 141 | |
5829e9b6 DH |
142 | if (WARN_ON(cells > ARRAY_SIZE(lpc_sch_cells))) { |
143 | dev_err(&dev->dev, "Cell count exceeds array size"); | |
144 | return -ENODEV; | |
145 | } | |
19921ef6 | 146 | |
5829e9b6 DH |
147 | if (cells == 0) { |
148 | dev_err(&dev->dev, "All decode registers disabled.\n"); | |
149 | return -ENODEV; | |
19921ef6 AS |
150 | } |
151 | ||
5829e9b6 DH |
152 | for (i = 0; i < cells; i++) |
153 | lpc_sch_cells[i].id = id->device; | |
154 | ||
155 | ret = mfd_add_devices(&dev->dev, 0, lpc_sch_cells, cells, NULL, 0, NULL); | |
156 | if (ret) | |
157 | mfd_remove_devices(&dev->dev); | |
158 | ||
19921ef6 | 159 | return ret; |
e82c60ae DT |
160 | } |
161 | ||
4740f73f | 162 | static void lpc_sch_remove(struct pci_dev *dev) |
e82c60ae DT |
163 | { |
164 | mfd_remove_devices(&dev->dev); | |
165 | } | |
166 | ||
167 | static struct pci_driver lpc_sch_driver = { | |
168 | .name = "lpc_sch", | |
169 | .id_table = lpc_sch_ids, | |
170 | .probe = lpc_sch_probe, | |
84449216 | 171 | .remove = lpc_sch_remove, |
e82c60ae DT |
172 | }; |
173 | ||
38a36f5a | 174 | module_pci_driver(lpc_sch_driver); |
e82c60ae DT |
175 | |
176 | MODULE_AUTHOR("Denis Turischev <denis@compulab.co.il>"); | |
177 | MODULE_DESCRIPTION("LPC interface for Intel Poulsbo SCH"); | |
178 | MODULE_LICENSE("GPL"); |