projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
mmc: sdhci-pci: fix simple_return.cocci warnings
[deliverable/linux.git] / drivers / mmc / host / sdhci-pci-core.c
CommitLineData
b8c86fc5
PO		 1/* linux/drivers/mmc/host/sdhci-pci.c - SDHCI on PCI bus interface
2 *
3 * Copyright (C) 2005-2008 Pierre Ossman, All Rights Reserved.
4 *
5 * This program is free software; you can redistribute it and/or modify
6 * it under the terms of the GNU General Public License as published by
7 * the Free Software Foundation; either version 2 of the License, or (at
8 * your option) any later version.
9 *
10 * Thanks to the following companies for their support:
11 *
12 * - JMicron (hardware and technical support)
13 */
14
15#include <linux/delay.h>
16#include <linux/highmem.h>
88b47679 17#include <linux/module.h>
b8c86fc5
PO		 18#include <linux/pci.h>
19#include <linux/dma-mapping.h>
5a0e3ad6 20#include <linux/slab.h>
ccc92c23 21#include <linux/device.h>
b8c86fc5 22#include <linux/mmc/host.h>
e1bfad6d 23#include <linux/mmc/mmc.h>
b177bc91
AP		 24#include <linux/scatterlist.h>
25#include <linux/io.h>
0f201655 26#include <linux/gpio.h>
66fd8ad5 27#include <linux/pm_runtime.h>
ff59c520 28#include <linux/mmc/slot-gpio.h>
52c506f0 29#include <linux/mmc/sdhci-pci-data.h>
b8c86fc5
PO		 30
31#include "sdhci.h"
522624f9 32#include "sdhci-pci.h"
01acf691 33#include "sdhci-pci-o2micro.h"
22606405
PO		 34
35/*****************************************************************************\
36 * *
37 * Hardware specific quirk handling *
38 * *
39\*****************************************************************************/
40
41static int ricoh_probe(struct sdhci_pci_chip *chip)
42{
c99436fb
CB		 43 if (chip->pdev->subsystem_vendor == PCI_VENDOR_ID_SAMSUNG ||
44 chip->pdev->subsystem_vendor == PCI_VENDOR_ID_SONY)
22606405 45 chip->quirks |= SDHCI_QUIRK_NO_CARD_NO_RESET;
ccc92c23
ML		 46 return 0;
47}
48
49static int ricoh_mmc_probe_slot(struct sdhci_pci_slot *slot)
50{
51 slot->host->caps =
52 ((0x21 << SDHCI_TIMEOUT_CLK_SHIFT)
53 & SDHCI_TIMEOUT_CLK_MASK) |
22606405 54
ccc92c23
ML		 55 ((0x21 << SDHCI_CLOCK_BASE_SHIFT)
56 & SDHCI_CLOCK_BASE_MASK) |
57
58 SDHCI_TIMEOUT_CLK_UNIT |
59 SDHCI_CAN_VDD_330 |
1a1f1f04 60 SDHCI_CAN_DO_HISPD |
ccc92c23
ML		 61 SDHCI_CAN_DO_SDMA;
62 return 0;
63}
64
65static int ricoh_mmc_resume(struct sdhci_pci_chip *chip)
66{
67 /* Apply a delay to allow controller to settle */
68 /* Otherwise it becomes confused if card state changed
69 during suspend */
70 msleep(500);
22606405
PO		 71 return 0;
72}
73
74static const struct sdhci_pci_fixes sdhci_ricoh = {
75 .probe = ricoh_probe,
84938294
VK		 76 .quirks = SDHCI_QUIRK_32BIT_DMA_ADDR |
77 SDHCI_QUIRK_FORCE_DMA |
78 SDHCI_QUIRK_CLOCK_BEFORE_RESET,
22606405
PO		 79};
80
ccc92c23
ML		 81static const struct sdhci_pci_fixes sdhci_ricoh_mmc = {
82 .probe_slot = ricoh_mmc_probe_slot,
83 .resume = ricoh_mmc_resume,
84 .quirks = SDHCI_QUIRK_32BIT_DMA_ADDR |
85 SDHCI_QUIRK_CLOCK_BEFORE_RESET |
86 SDHCI_QUIRK_NO_CARD_NO_RESET |
87 SDHCI_QUIRK_MISSING_CAPS
88};
89
22606405
PO		 90static const struct sdhci_pci_fixes sdhci_ene_712 = {
91 .quirks = SDHCI_QUIRK_SINGLE_POWER_WRITE |
92 SDHCI_QUIRK_BROKEN_DMA,
93};
94
95static const struct sdhci_pci_fixes sdhci_ene_714 = {
96 .quirks = SDHCI_QUIRK_SINGLE_POWER_WRITE |
97 SDHCI_QUIRK_RESET_CMD_DATA_ON_IOS |
98 SDHCI_QUIRK_BROKEN_DMA,
99};
100
101static const struct sdhci_pci_fixes sdhci_cafe = {
102 .quirks = SDHCI_QUIRK_NO_SIMULT_VDD_AND_POWER |
a0874897 103 SDHCI_QUIRK_NO_BUSY_IRQ |
55fc05b7 104 SDHCI_QUIRK_BROKEN_CARD_DETECTION |
ee53ab5d 105 SDHCI_QUIRK_BROKEN_TIMEOUT_VAL,
22606405
PO		 106};
107
43e968ce
DB		 108static const struct sdhci_pci_fixes sdhci_intel_qrk = {
109 .quirks = SDHCI_QUIRK_NO_HISPD_BIT,
110};
111
68077b02
ML		 112static int mrst_hc_probe_slot(struct sdhci_pci_slot *slot)
113{
114 slot->host->mmc->caps |= MMC_CAP_8_BIT_DATA;
115 return 0;
116}
117
f9ee3eab
AC		 118/*
119 * ADMA operation is disabled for Moorestown platform due to
120 * hardware bugs.
121 */
35ac6f08 122static int mrst_hc_probe(struct sdhci_pci_chip *chip)
f9ee3eab
AC		 123{
124 /*
35ac6f08
JP		 125 * slots number is fixed here for MRST as SDIO3/5 are never used and
126 * have hardware bugs.
f9ee3eab
AC		 127 */
128 chip->num_slots = 1;
129 return 0;
130}
131
296e0b03
AS		 132static int pch_hc_probe_slot(struct sdhci_pci_slot *slot)
133{
134 slot->host->mmc->caps |= MMC_CAP_8_BIT_DATA;
135 return 0;
136}
137
162d6f98 138#ifdef CONFIG_PM
66fd8ad5 139
c5e027a4 140static irqreturn_t sdhci_pci_sd_cd(int irq, void *dev_id)
66fd8ad5
AH		 141{
142 struct sdhci_pci_slot *slot = dev_id;
143 struct sdhci_host *host = slot->host;
144
145 mmc_detect_change(host->mmc, msecs_to_jiffies(200));
146 return IRQ_HANDLED;
147}
148
c5e027a4 149static void sdhci_pci_add_own_cd(struct sdhci_pci_slot *slot)
66fd8ad5 150{
c5e027a4 151 int err, irq, gpio = slot->cd_gpio;
66fd8ad5
AH		 152
153 slot->cd_gpio = -EINVAL;
154 slot->cd_irq = -EINVAL;
155
c5e027a4
AH		 156 if (!gpio_is_valid(gpio))
157 return;
158
66fd8ad5
AH		 159 err = gpio_request(gpio, "sd_cd");
160 if (err < 0)
161 goto out;
162
163 err = gpio_direction_input(gpio);
164 if (err < 0)
165 goto out_free;
166
167 irq = gpio_to_irq(gpio);
168 if (irq < 0)
169 goto out_free;
170
c5e027a4 171 err = request_irq(irq, sdhci_pci_sd_cd, IRQF_TRIGGER_RISING |
66fd8ad5
AH		 172 IRQF_TRIGGER_FALLING, "sd_cd", slot);
173 if (err)
174 goto out_free;
175
176 slot->cd_gpio = gpio;
177 slot->cd_irq = irq;
66fd8ad5 178
c5e027a4 179 return;
66fd8ad5
AH		 180
181out_free:
182 gpio_free(gpio);
183out:
184 dev_warn(&slot->chip->pdev->dev, "failed to setup card detect wake up\n");
66fd8ad5
AH		 185}
186
c5e027a4 187static void sdhci_pci_remove_own_cd(struct sdhci_pci_slot *slot)
66fd8ad5
AH		 188{
189 if (slot->cd_irq >= 0)
190 free_irq(slot->cd_irq, slot);
c5e027a4
AH		 191 if (gpio_is_valid(slot->cd_gpio))
192 gpio_free(slot->cd_gpio);
66fd8ad5
AH		 193}
194
195#else
196
c5e027a4
AH		 197static inline void sdhci_pci_add_own_cd(struct sdhci_pci_slot *slot)
198{
199}
200
201static inline void sdhci_pci_remove_own_cd(struct sdhci_pci_slot *slot)
202{
203}
66fd8ad5
AH		 204
205#endif
206
0d013bcf
AH		 207static int mfd_emmc_probe_slot(struct sdhci_pci_slot *slot)
208{
66fd8ad5 209 slot->host->mmc->caps |= MMC_CAP_8_BIT_DATA | MMC_CAP_NONREMOVABLE;
da721cf7
AH		 210 slot->host->mmc->caps2 |= MMC_CAP2_BOOTPART_NOACC |
211 MMC_CAP2_HC_ERASE_SZ;
0d013bcf
AH		 212 return 0;
213}
214
93933508
AH		 215static int mfd_sdio_probe_slot(struct sdhci_pci_slot *slot)
216{
012e4671 217 slot->host->mmc->caps |= MMC_CAP_POWER_OFF_CARD | MMC_CAP_NONREMOVABLE;
93933508
AH		 218 return 0;
219}
220
f9ee3eab
AC		 221static const struct sdhci_pci_fixes sdhci_intel_mrst_hc0 = {
222 .quirks = SDHCI_QUIRK_BROKEN_ADMA | SDHCI_QUIRK_NO_HISPD_BIT,
68077b02 223 .probe_slot = mrst_hc_probe_slot,
f9ee3eab
AC		 224};
225
35ac6f08 226static const struct sdhci_pci_fixes sdhci_intel_mrst_hc1_hc2 = {
f9ee3eab 227 .quirks = SDHCI_QUIRK_BROKEN_ADMA | SDHCI_QUIRK_NO_HISPD_BIT,
35ac6f08 228 .probe = mrst_hc_probe,
f9ee3eab
AC		 229};
230
29229052
XS		 231static const struct sdhci_pci_fixes sdhci_intel_mfd_sd = {
232 .quirks = SDHCI_QUIRK_NO_ENDATTR_IN_NOPDESC,
c43fd774 233 .allow_runtime_pm = true,
77a0122e 234 .own_cd_for_runtime_pm = true,
29229052
XS		 235};
236
0d013bcf
AH		 237static const struct sdhci_pci_fixes sdhci_intel_mfd_sdio = {
238 .quirks = SDHCI_QUIRK_NO_ENDATTR_IN_NOPDESC,
f3c55a7b 239 .quirks2 = SDHCI_QUIRK2_HOST_OFF_CARD_ON,
c43fd774 240 .allow_runtime_pm = true,
93933508 241 .probe_slot = mfd_sdio_probe_slot,
0d013bcf
AH		 242};
243
244static const struct sdhci_pci_fixes sdhci_intel_mfd_emmc = {
29229052 245 .quirks = SDHCI_QUIRK_NO_ENDATTR_IN_NOPDESC,
c43fd774 246 .allow_runtime_pm = true,
0d013bcf 247 .probe_slot = mfd_emmc_probe_slot,
29229052
XS		 248};
249
296e0b03
AS		 250static const struct sdhci_pci_fixes sdhci_intel_pch_sdio = {
251 .quirks = SDHCI_QUIRK_BROKEN_ADMA,
252 .probe_slot = pch_hc_probe_slot,
253};
254
c9faff6c
AH		 255static void sdhci_pci_int_hw_reset(struct sdhci_host *host)
256{
257 u8 reg;
258
259 reg = sdhci_readb(host, SDHCI_POWER_CONTROL);
260 reg |= 0x10;
261 sdhci_writeb(host, reg, SDHCI_POWER_CONTROL);
262 /* For eMMC, minimum is 1us but give it 9us for good measure */
263 udelay(9);
264 reg &= ~0x10;
265 sdhci_writeb(host, reg, SDHCI_POWER_CONTROL);
266 /* For eMMC, minimum is 200us but give it 300us for good measure */
267 usleep_range(300, 1000);
268}
269
e1bfad6d
AH		 270static int spt_select_drive_strength(struct sdhci_host *host,
271 struct mmc_card *card,
272 unsigned int max_dtr,
273 int host_drv, int card_drv, int *drv_type)
274{
275 int drive_strength;
276
277 if (sdhci_pci_spt_drive_strength > 0)
278 drive_strength = sdhci_pci_spt_drive_strength & 0xf;
279 else
280 drive_strength = 1; /* 33-ohm */
281
282 if ((mmc_driver_type_mask(drive_strength) & card_drv) == 0)
283 drive_strength = 0; /* Default 50-ohm */
284
285 return drive_strength;
286}
287
288/* Try to read the drive strength from the card */
289static void spt_read_drive_strength(struct sdhci_host *host)
290{
291 u32 val, i, t;
292 u16 m;
293
294 if (sdhci_pci_spt_drive_strength)
295 return;
296
297 sdhci_pci_spt_drive_strength = -1;
298
299 m = sdhci_readw(host, SDHCI_HOST_CONTROL2) & 0x7;
300 if (m != 3 && m != 5)
301 return;
302 val = sdhci_readl(host, SDHCI_PRESENT_STATE);
303 if (val & 0x3)
304 return;
305 sdhci_writel(host, 0x007f0023, SDHCI_INT_ENABLE);
306 sdhci_writel(host, 0, SDHCI_SIGNAL_ENABLE);
307 sdhci_writew(host, 0x10, SDHCI_TRANSFER_MODE);
308 sdhci_writeb(host, 0xe, SDHCI_TIMEOUT_CONTROL);
309 sdhci_writew(host, 512, SDHCI_BLOCK_SIZE);
310 sdhci_writew(host, 1, SDHCI_BLOCK_COUNT);
311 sdhci_writel(host, 0, SDHCI_ARGUMENT);
312 sdhci_writew(host, 0x83b, SDHCI_COMMAND);
313 for (i = 0; i < 1000; i++) {
314 val = sdhci_readl(host, SDHCI_INT_STATUS);
315 if (val & 0xffff8000)
316 return;
317 if (val & 0x20)
318 break;
319 udelay(1);
320 }
321 val = sdhci_readl(host, SDHCI_PRESENT_STATE);
322 if (!(val & 0x800))
323 return;
324 for (i = 0; i < 47; i++)
325 val = sdhci_readl(host, SDHCI_BUFFER);
326 t = val & 0xf00;
327 if (t != 0x200 && t != 0x300)
328 return;
329
330 sdhci_pci_spt_drive_strength = 0x10 | ((val >> 12) & 0xf);
331}
332
728ef3d1
AH		 333static int byt_emmc_probe_slot(struct sdhci_pci_slot *slot)
334{
c9faff6c 335 slot->host->mmc->caps |= MMC_CAP_8_BIT_DATA | MMC_CAP_NONREMOVABLE |
6aab23a8
AH		 336 MMC_CAP_HW_RESET | MMC_CAP_1_8V_DDR |
337 MMC_CAP_BUS_WIDTH_TEST |
338 MMC_CAP_WAIT_WHILE_BUSY;
728ef3d1 339 slot->host->mmc->caps2 |= MMC_CAP2_HC_ERASE_SZ;
c9faff6c 340 slot->hw_reset = sdhci_pci_int_hw_reset;
a06586b6
AH		 341 if (slot->chip->pdev->device == PCI_DEVICE_ID_INTEL_BSW_EMMC)
342 slot->host->timeout_clk = 1000; /* 1000 kHz i.e. 1 MHz */
e1bfad6d
AH		 343 if (slot->chip->pdev->device == PCI_DEVICE_ID_INTEL_SPT_EMMC) {
344 spt_read_drive_strength(slot->host);
345 slot->select_drive_strength = spt_select_drive_strength;
346 }
728ef3d1
AH		 347 return 0;
348}
349
350static int byt_sdio_probe_slot(struct sdhci_pci_slot *slot)
351{
6aab23a8
AH		 352 slot->host->mmc->caps |= MMC_CAP_POWER_OFF_CARD | MMC_CAP_NONREMOVABLE |
353 MMC_CAP_BUS_WIDTH_TEST |
354 MMC_CAP_WAIT_WHILE_BUSY;
728ef3d1
AH		 355 return 0;
356}
357
ff59c520
AH		 358static int byt_sd_probe_slot(struct sdhci_pci_slot *slot)
359{
6aab23a8
AH		 360 slot->host->mmc->caps |= MMC_CAP_BUS_WIDTH_TEST |
361 MMC_CAP_WAIT_WHILE_BUSY;
ff59c520
AH		 362 slot->cd_con_id = NULL;
363 slot->cd_idx = 0;
364 slot->cd_override_level = true;
365 return 0;
366}
367
728ef3d1
AH		 368static const struct sdhci_pci_fixes sdhci_intel_byt_emmc = {
369 .allow_runtime_pm = true,
370 .probe_slot = byt_emmc_probe_slot,
db6e8cdf 371 .quirks = SDHCI_QUIRK_NO_ENDATTR_IN_NOPDESC,
e58e4a0d 372 .quirks2 = SDHCI_QUIRK2_PRESET_VALUE_BROKEN |
b69587e2 373 SDHCI_QUIRK2_CAPS_BIT63_FOR_HS400 |
e58e4a0d 374 SDHCI_QUIRK2_STOP_WITH_TC,
728ef3d1
AH		 375};
376
377static const struct sdhci_pci_fixes sdhci_intel_byt_sdio = {
db6e8cdf 378 .quirks = SDHCI_QUIRK_NO_ENDATTR_IN_NOPDESC,
b7574bad
GY		 379 .quirks2 = SDHCI_QUIRK2_HOST_OFF_CARD_ON |
380 SDHCI_QUIRK2_PRESET_VALUE_BROKEN,
728ef3d1
AH		 381 .allow_runtime_pm = true,
382 .probe_slot = byt_sdio_probe_slot,
383};
384
385static const struct sdhci_pci_fixes sdhci_intel_byt_sd = {
db6e8cdf 386 .quirks = SDHCI_QUIRK_NO_ENDATTR_IN_NOPDESC,
b7574bad 387 .quirks2 = SDHCI_QUIRK2_CARD_ON_NEEDS_BUS_ON |
e58e4a0d
AH		 388 SDHCI_QUIRK2_PRESET_VALUE_BROKEN |
389 SDHCI_QUIRK2_STOP_WITH_TC,
7396e318 390 .allow_runtime_pm = true,
77a0122e 391 .own_cd_for_runtime_pm = true,
ff59c520 392 .probe_slot = byt_sd_probe_slot,
728ef3d1
AH		 393};
394
8776a165
DC		 395/* Define Host controllers for Intel Merrifield platform */
396#define INTEL_MRFL_EMMC_0 0
397#define INTEL_MRFL_EMMC_1 1
398
399static int intel_mrfl_mmc_probe_slot(struct sdhci_pci_slot *slot)
400{
401 if ((PCI_FUNC(slot->chip->pdev->devfn) != INTEL_MRFL_EMMC_0) &&
402 (PCI_FUNC(slot->chip->pdev->devfn) != INTEL_MRFL_EMMC_1))
403 /* SD support is not ready yet */
404 return -ENODEV;
405
406 slot->host->mmc->caps |= MMC_CAP_8_BIT_DATA | MMC_CAP_NONREMOVABLE |
407 MMC_CAP_1_8V_DDR;
408
409 return 0;
410}
411
412static const struct sdhci_pci_fixes sdhci_intel_mrfl_mmc = {
413 .quirks = SDHCI_QUIRK_NO_ENDATTR_IN_NOPDESC,
b7574bad
GY		 414 .quirks2 = SDHCI_QUIRK2_BROKEN_HS200 |
415 SDHCI_QUIRK2_PRESET_VALUE_BROKEN,
f1b55a55 416 .allow_runtime_pm = true,
8776a165
DC		 417 .probe_slot = intel_mrfl_mmc_probe_slot,
418};
419
26daa1ed
JL		 420/* O2Micro extra registers */
421#define O2_SD_LOCK_WP 0xD3
422#define O2_SD_MULTI_VCC3V 0xEE
423#define O2_SD_CLKREQ 0xEC
424#define O2_SD_CAPS 0xE0
425#define O2_SD_ADMA1 0xE2
426#define O2_SD_ADMA2 0xE7
427#define O2_SD_INF_MOD 0xF1
428
45211e21
PO		 429static int jmicron_pmos(struct sdhci_pci_chip *chip, int on)
430{
431 u8 scratch;
432 int ret;
433
434 ret = pci_read_config_byte(chip->pdev, 0xAE, &scratch);
435 if (ret)
436 return ret;
437
438 /*
439 * Turn PMOS on [bit 0], set over current detection to 2.4 V
440 * [bit 1:2] and enable over current debouncing [bit 6].
441 */
442 if (on)
443 scratch |= 0x47;
444 else
445 scratch &= ~0x47;
446
7582041f 447 return pci_write_config_byte(chip->pdev, 0xAE, scratch);
45211e21
PO		 448}
449
450static int jmicron_probe(struct sdhci_pci_chip *chip)
451{
452 int ret;
8f230f45 453 u16 mmcdev = 0;
45211e21 454
93fc48c7
PO		 455 if (chip->pdev->revision == 0) {
456 chip->quirks |= SDHCI_QUIRK_32BIT_DMA_ADDR |
457 SDHCI_QUIRK_32BIT_DMA_SIZE |
2134a922 458 SDHCI_QUIRK_32BIT_ADMA_SIZE |
4a3cba32 459 SDHCI_QUIRK_RESET_AFTER_REQUEST |
86a6a874 460 SDHCI_QUIRK_BROKEN_SMALL_PIO;
93fc48c7
PO		 461 }
462
4489428a
PO		 463 /*
464 * JMicron chips can have two interfaces to the same hardware
465 * in order to work around limitations in Microsoft's driver.
466 * We need to make sure we only bind to one of them.
467 *
468 * This code assumes two things:
469 *
470 * 1. The PCI code adds subfunctions in order.
471 *
472 * 2. The MMC interface has a lower subfunction number
473 * than the SD interface.
474 */
8f230f45
TI		 475 if (chip->pdev->device == PCI_DEVICE_ID_JMICRON_JMB38X_SD)
476 mmcdev = PCI_DEVICE_ID_JMICRON_JMB38X_MMC;
477 else if (chip->pdev->device == PCI_DEVICE_ID_JMICRON_JMB388_SD)
478 mmcdev = PCI_DEVICE_ID_JMICRON_JMB388_ESD;
479
480 if (mmcdev) {
4489428a
PO		 481 struct pci_dev *sd_dev;
482
483 sd_dev = NULL;
484 while ((sd_dev = pci_get_device(PCI_VENDOR_ID_JMICRON,
8f230f45 485 mmcdev, sd_dev)) != NULL) {
4489428a
PO		 486 if ((PCI_SLOT(chip->pdev->devfn) ==
487 PCI_SLOT(sd_dev->devfn)) &&
488 (chip->pdev->bus == sd_dev->bus))
489 break;
490 }
491
492 if (sd_dev) {
493 pci_dev_put(sd_dev);
494 dev_info(&chip->pdev->dev, "Refusing to bind to "
495 "secondary interface.\n");
496 return -ENODEV;
497 }
498 }
499
45211e21
PO		 500 /*
501 * JMicron chips need a bit of a nudge to enable the power
502 * output pins.
503 */
504 ret = jmicron_pmos(chip, 1);
505 if (ret) {
506 dev_err(&chip->pdev->dev, "Failure enabling card power\n");
507 return ret;
508 }
509
82b0e23a
TI		 510 /* quirk for unsable RO-detection on JM388 chips */
511 if (chip->pdev->device == PCI_DEVICE_ID_JMICRON_JMB388_SD ||
512 chip->pdev->device == PCI_DEVICE_ID_JMICRON_JMB388_ESD)
513 chip->quirks |= SDHCI_QUIRK_UNSTABLE_RO_DETECT;
514
45211e21
PO		 515 return 0;
516}
517
4489428a
PO		 518static void jmicron_enable_mmc(struct sdhci_host *host, int on)
519{
520 u8 scratch;
521
522 scratch = readb(host->ioaddr + 0xC0);
523
524 if (on)
525 scratch |= 0x01;
526 else
527 scratch &= ~0x01;
528
529 writeb(scratch, host->ioaddr + 0xC0);
530}
531
532static int jmicron_probe_slot(struct sdhci_pci_slot *slot)
533{
2134a922
PO		 534 if (slot->chip->pdev->revision == 0) {
535 u16 version;
536
537 version = readl(slot->host->ioaddr + SDHCI_HOST_VERSION);
538 version = (version & SDHCI_VENDOR_VER_MASK) >>
539 SDHCI_VENDOR_VER_SHIFT;
540
541 /*
542 * Older versions of the chip have lots of nasty glitches
543 * in the ADMA engine. It's best just to avoid it
544 * completely.
545 */
546 if (version < 0xAC)
547 slot->host->quirks |= SDHCI_QUIRK_BROKEN_ADMA;
548 }
549
8f230f45
TI		 550 /* JM388 MMC doesn't support 1.8V while SD supports it */
551 if (slot->chip->pdev->device == PCI_DEVICE_ID_JMICRON_JMB388_ESD) {
552 slot->host->ocr_avail_sd = MMC_VDD_32_33 | MMC_VDD_33_34 |
553 MMC_VDD_29_30 | MMC_VDD_30_31 |
554 MMC_VDD_165_195; /* allow 1.8V */
555 slot->host->ocr_avail_mmc = MMC_VDD_32_33 | MMC_VDD_33_34 |
556 MMC_VDD_29_30 | MMC_VDD_30_31; /* no 1.8V for MMC */
557 }
558
4489428a
PO		 559 /*
560 * The secondary interface requires a bit set to get the
561 * interrupts.
562 */
8f230f45
TI		 563 if (slot->chip->pdev->device == PCI_DEVICE_ID_JMICRON_JMB38X_MMC ||
564 slot->chip->pdev->device == PCI_DEVICE_ID_JMICRON_JMB388_ESD)
4489428a
PO		 565 jmicron_enable_mmc(slot->host, 1);
566
d75c1084
TI		 567 slot->host->mmc->caps |= MMC_CAP_BUS_WIDTH_TEST;
568
4489428a
PO		 569 return 0;
570}
571
1e72859e 572static void jmicron_remove_slot(struct sdhci_pci_slot *slot, int dead)
4489428a 573{
1e72859e
PO		 574 if (dead)
575 return;
576
8f230f45
TI		 577 if (slot->chip->pdev->device == PCI_DEVICE_ID_JMICRON_JMB38X_MMC ||
578 slot->chip->pdev->device == PCI_DEVICE_ID_JMICRON_JMB388_ESD)
4489428a
PO		 579 jmicron_enable_mmc(slot->host, 0);
580}
581
29495aa0 582static int jmicron_suspend(struct sdhci_pci_chip *chip)
4489428a
PO		 583{
584 int i;
585
8f230f45
TI		 586 if (chip->pdev->device == PCI_DEVICE_ID_JMICRON_JMB38X_MMC ||
587 chip->pdev->device == PCI_DEVICE_ID_JMICRON_JMB388_ESD) {
b177bc91 588 for (i = 0; i < chip->num_slots; i++)
4489428a
PO		 589 jmicron_enable_mmc(chip->slots[i]->host, 0);
590 }
591
592 return 0;
593}
594
45211e21
PO		 595static int jmicron_resume(struct sdhci_pci_chip *chip)
596{
4489428a
PO		 597 int ret, i;
598
8f230f45
TI		 599 if (chip->pdev->device == PCI_DEVICE_ID_JMICRON_JMB38X_MMC ||
600 chip->pdev->device == PCI_DEVICE_ID_JMICRON_JMB388_ESD) {
b177bc91 601 for (i = 0; i < chip->num_slots; i++)
4489428a
PO		 602 jmicron_enable_mmc(chip->slots[i]->host, 1);
603 }
45211e21
PO		 604
605 ret = jmicron_pmos(chip, 1);
606 if (ret) {
607 dev_err(&chip->pdev->dev, "Failure enabling card power\n");
608 return ret;
609 }
610
611 return 0;
612}
613
26daa1ed 614static const struct sdhci_pci_fixes sdhci_o2 = {
01acf691
AL		 615 .probe = sdhci_pci_o2_probe,
616 .quirks = SDHCI_QUIRK_NO_ENDATTR_IN_NOPDESC,
143b648d 617 .quirks2 = SDHCI_QUIRK2_CLEAR_TRANSFERMODE_REG_BEFORE_CMD,
01acf691
AL		 618 .probe_slot = sdhci_pci_o2_probe_slot,
619 .resume = sdhci_pci_o2_resume,
26daa1ed
JL		 620};
621
22606405 622static const struct sdhci_pci_fixes sdhci_jmicron = {
45211e21
PO		 623 .probe = jmicron_probe,
624
4489428a
PO		 625 .probe_slot = jmicron_probe_slot,
626 .remove_slot = jmicron_remove_slot,
627
628 .suspend = jmicron_suspend,
45211e21 629 .resume = jmicron_resume,
22606405
PO		 630};
631
a7a6186c
NP		 632/* SysKonnect CardBus2SDIO extra registers */
633#define SYSKT_CTRL 0x200
634#define SYSKT_RDFIFO_STAT 0x204
635#define SYSKT_WRFIFO_STAT 0x208
636#define SYSKT_POWER_DATA 0x20c
637#define SYSKT_POWER_330 0xef
638#define SYSKT_POWER_300 0xf8
639#define SYSKT_POWER_184 0xcc
640#define SYSKT_POWER_CMD 0x20d
641#define SYSKT_POWER_START (1 << 7)
642#define SYSKT_POWER_STATUS 0x20e
643#define SYSKT_POWER_STATUS_OK (1 << 0)
644#define SYSKT_BOARD_REV 0x210
645#define SYSKT_CHIP_REV 0x211
646#define SYSKT_CONF_DATA 0x212
647#define SYSKT_CONF_DATA_1V8 (1 << 2)
648#define SYSKT_CONF_DATA_2V5 (1 << 1)
649#define SYSKT_CONF_DATA_3V3 (1 << 0)
650
651static int syskt_probe(struct sdhci_pci_chip *chip)
652{
653 if ((chip->pdev->class & 0x0000FF) == PCI_SDHCI_IFVENDOR) {
654 chip->pdev->class &= ~0x0000FF;
655 chip->pdev->class |= PCI_SDHCI_IFDMA;
656 }
657 return 0;
658}
659
660static int syskt_probe_slot(struct sdhci_pci_slot *slot)
661{
662 int tm, ps;
663
664 u8 board_rev = readb(slot->host->ioaddr + SYSKT_BOARD_REV);
665 u8 chip_rev = readb(slot->host->ioaddr + SYSKT_CHIP_REV);
666 dev_info(&slot->chip->pdev->dev, "SysKonnect CardBus2SDIO, "
667 "board rev %d.%d, chip rev %d.%d\n",
668 board_rev >> 4, board_rev & 0xf,
669 chip_rev >> 4, chip_rev & 0xf);
670 if (chip_rev >= 0x20)
671 slot->host->quirks |= SDHCI_QUIRK_FORCE_DMA;
672
673 writeb(SYSKT_POWER_330, slot->host->ioaddr + SYSKT_POWER_DATA);
674 writeb(SYSKT_POWER_START, slot->host->ioaddr + SYSKT_POWER_CMD);
675 udelay(50);
676 tm = 10; /* Wait max 1 ms */
677 do {
678 ps = readw(slot->host->ioaddr + SYSKT_POWER_STATUS);
679 if (ps & SYSKT_POWER_STATUS_OK)
680 break;
681 udelay(100);
682 } while (--tm);
683 if (!tm) {
684 dev_err(&slot->chip->pdev->dev,
685 "power regulator never stabilized");
686 writeb(0, slot->host->ioaddr + SYSKT_POWER_CMD);
687 return -ENODEV;
688 }
689
690 return 0;
691}
692
693static const struct sdhci_pci_fixes sdhci_syskt = {
694 .quirks = SDHCI_QUIRK_NO_SIMULT_VDD_AND_POWER,
695 .probe = syskt_probe,
696 .probe_slot = syskt_probe_slot,
697};
698
557b0697
HW		 699static int via_probe(struct sdhci_pci_chip *chip)
700{
701 if (chip->pdev->revision == 0x10)
702 chip->quirks |= SDHCI_QUIRK_DELAY_AFTER_POWER;
703
704 return 0;
705}
706
707static const struct sdhci_pci_fixes sdhci_via = {
708 .probe = via_probe,
709};
710
9107ebbf
MC		 711static int rtsx_probe_slot(struct sdhci_pci_slot *slot)
712{
713 slot->host->mmc->caps2 |= MMC_CAP2_HS200;
714 return 0;
715}
716
717static const struct sdhci_pci_fixes sdhci_rtsx = {
718 .quirks2 = SDHCI_QUIRK2_PRESET_VALUE_BROKEN |
e30b978f 719 SDHCI_QUIRK2_BROKEN_64_BIT_DMA |
9107ebbf
MC		 720 SDHCI_QUIRK2_BROKEN_DDR50,
721 .probe_slot = rtsx_probe_slot,
722};
723
b5e97d6e
VW		 724/*AMD chipset generation*/
725enum amd_chipset_gen {
726 AMD_CHIPSET_BEFORE_ML,
727 AMD_CHIPSET_CZ,
728 AMD_CHIPSET_NL,
729 AMD_CHIPSET_UNKNOWN,
730};
731
d44f88da
VW		 732static int amd_probe(struct sdhci_pci_chip *chip)
733{
734 struct pci_dev *smbus_dev;
b5e97d6e 735 enum amd_chipset_gen gen;
d44f88da
VW		 736
737 smbus_dev = pci_get_device(PCI_VENDOR_ID_AMD,
738 PCI_DEVICE_ID_AMD_HUDSON2_SMBUS, NULL);
b5e97d6e
VW		 739 if (smbus_dev) {
740 gen = AMD_CHIPSET_BEFORE_ML;
741 } else {
742 smbus_dev = pci_get_device(PCI_VENDOR_ID_AMD,
743 PCI_DEVICE_ID_AMD_KERNCZ_SMBUS, NULL);
744 if (smbus_dev) {
745 if (smbus_dev->revision < 0x51)
746 gen = AMD_CHIPSET_CZ;
747 else
748 gen = AMD_CHIPSET_NL;
749 } else {
750 gen = AMD_CHIPSET_UNKNOWN;
751 }
752 }
d44f88da 753
b5e97d6e 754 if ((gen == AMD_CHIPSET_BEFORE_ML) || (gen == AMD_CHIPSET_CZ)) {
d44f88da 755 chip->quirks2 |= SDHCI_QUIRK2_CLEAR_TRANSFERMODE_REG_BEFORE_CMD;
e765bfa2
VW		 756 chip->quirks2 |= SDHCI_QUIRK2_BROKEN_HS200;
757 }
d44f88da
VW		 758
759 return 0;
760}
761
762static const struct sdhci_pci_fixes sdhci_amd = {
763 .probe = amd_probe,
764};
765
9647f84d 766static const struct pci_device_id pci_ids[] = {
b8c86fc5
PO		 767 {
768 .vendor = PCI_VENDOR_ID_RICOH,
769 .device = PCI_DEVICE_ID_RICOH_R5C822,
22606405 770 .subvendor = PCI_ANY_ID,
b8c86fc5 771 .subdevice = PCI_ANY_ID,
22606405 772 .driver_data = (kernel_ulong_t)&sdhci_ricoh,
b8c86fc5
PO		 773 },
774
ccc92c23
ML		 775 {
776 .vendor = PCI_VENDOR_ID_RICOH,
777 .device = 0x843,
778 .subvendor = PCI_ANY_ID,
779 .subdevice = PCI_ANY_ID,
780 .driver_data = (kernel_ulong_t)&sdhci_ricoh_mmc,
781 },
782
568133eb
PC		 783 {
784 .vendor = PCI_VENDOR_ID_RICOH,
785 .device = 0xe822,
786 .subvendor = PCI_ANY_ID,
787 .subdevice = PCI_ANY_ID,
788 .driver_data = (kernel_ulong_t)&sdhci_ricoh_mmc,
789 },
790
5fd11c07
MI		 791 {
792 .vendor = PCI_VENDOR_ID_RICOH,
793 .device = 0xe823,
794 .subvendor = PCI_ANY_ID,
795 .subdevice = PCI_ANY_ID,
796 .driver_data = (kernel_ulong_t)&sdhci_ricoh_mmc,
797 },
798
b8c86fc5
PO		 799 {
800 .vendor = PCI_VENDOR_ID_ENE,
801 .device = PCI_DEVICE_ID_ENE_CB712_SD,
802 .subvendor = PCI_ANY_ID,
803 .subdevice = PCI_ANY_ID,
22606405 804 .driver_data = (kernel_ulong_t)&sdhci_ene_712,
b8c86fc5
PO		 805 },
806
807 {
808 .vendor = PCI_VENDOR_ID_ENE,
809 .device = PCI_DEVICE_ID_ENE_CB712_SD_2,
810 .subvendor = PCI_ANY_ID,
811 .subdevice = PCI_ANY_ID,
22606405 812 .driver_data = (kernel_ulong_t)&sdhci_ene_712,
b8c86fc5
PO		 813 },
814
815 {
816 .vendor = PCI_VENDOR_ID_ENE,
817 .device = PCI_DEVICE_ID_ENE_CB714_SD,
818 .subvendor = PCI_ANY_ID,
819 .subdevice = PCI_ANY_ID,
22606405 820 .driver_data = (kernel_ulong_t)&sdhci_ene_714,
b8c86fc5
PO		 821 },
822
823 {
824 .vendor = PCI_VENDOR_ID_ENE,
825 .device = PCI_DEVICE_ID_ENE_CB714_SD_2,
826 .subvendor = PCI_ANY_ID,
827 .subdevice = PCI_ANY_ID,
22606405 828 .driver_data = (kernel_ulong_t)&sdhci_ene_714,
b8c86fc5
PO		 829 },
830
831 {
832 .vendor = PCI_VENDOR_ID_MARVELL,
8c5eb880 833 .device = PCI_DEVICE_ID_MARVELL_88ALP01_SD,
b8c86fc5
PO		 834 .subvendor = PCI_ANY_ID,
835 .subdevice = PCI_ANY_ID,
22606405 836 .driver_data = (kernel_ulong_t)&sdhci_cafe,
b8c86fc5
PO		 837 },
838
839 {
840 .vendor = PCI_VENDOR_ID_JMICRON,
841 .device = PCI_DEVICE_ID_JMICRON_JMB38X_SD,
842 .subvendor = PCI_ANY_ID,
843 .subdevice = PCI_ANY_ID,
22606405 844 .driver_data = (kernel_ulong_t)&sdhci_jmicron,
b8c86fc5
PO		 845 },
846
4489428a
PO		 847 {
848 .vendor = PCI_VENDOR_ID_JMICRON,
849 .device = PCI_DEVICE_ID_JMICRON_JMB38X_MMC,
850 .subvendor = PCI_ANY_ID,
851 .subdevice = PCI_ANY_ID,
852 .driver_data = (kernel_ulong_t)&sdhci_jmicron,
8f230f45
TI		 853 },
854
855 {
856 .vendor = PCI_VENDOR_ID_JMICRON,
857 .device = PCI_DEVICE_ID_JMICRON_JMB388_SD,
858 .subvendor = PCI_ANY_ID,
859 .subdevice = PCI_ANY_ID,
860 .driver_data = (kernel_ulong_t)&sdhci_jmicron,
861 },
862
863 {
864 .vendor = PCI_VENDOR_ID_JMICRON,
865 .device = PCI_DEVICE_ID_JMICRON_JMB388_ESD,
866 .subvendor = PCI_ANY_ID,
867 .subdevice = PCI_ANY_ID,
868 .driver_data = (kernel_ulong_t)&sdhci_jmicron,
4489428a
PO		 869 },
870
a7a6186c
NP		 871 {
872 .vendor = PCI_VENDOR_ID_SYSKONNECT,
873 .device = 0x8000,
874 .subvendor = PCI_ANY_ID,
875 .subdevice = PCI_ANY_ID,
876 .driver_data = (kernel_ulong_t)&sdhci_syskt,
877 },
878
557b0697
HW		 879 {
880 .vendor = PCI_VENDOR_ID_VIA,
881 .device = 0x95d0,
882 .subvendor = PCI_ANY_ID,
883 .subdevice = PCI_ANY_ID,
884 .driver_data = (kernel_ulong_t)&sdhci_via,
9107ebbf
MC		 885 },
886
887 {
888 .vendor = PCI_VENDOR_ID_REALTEK,
889 .device = 0x5250,
890 .subvendor = PCI_ANY_ID,
891 .subdevice = PCI_ANY_ID,
892 .driver_data = (kernel_ulong_t)&sdhci_rtsx,
557b0697
HW		 893 },
894
43e968ce
DB		 895 {
896 .vendor = PCI_VENDOR_ID_INTEL,
897 .device = PCI_DEVICE_ID_INTEL_QRK_SD,
898 .subvendor = PCI_ANY_ID,
899 .subdevice = PCI_ANY_ID,
900 .driver_data = (kernel_ulong_t)&sdhci_intel_qrk,
901 },
902
29229052
XS		 903 {
904 .vendor = PCI_VENDOR_ID_INTEL,
f9ee3eab
AC		 905 .device = PCI_DEVICE_ID_INTEL_MRST_SD0,
906 .subvendor = PCI_ANY_ID,
907 .subdevice = PCI_ANY_ID,
908 .driver_data = (kernel_ulong_t)&sdhci_intel_mrst_hc0,
909 },
910
911 {
912 .vendor = PCI_VENDOR_ID_INTEL,
913 .device = PCI_DEVICE_ID_INTEL_MRST_SD1,
914 .subvendor = PCI_ANY_ID,
915 .subdevice = PCI_ANY_ID,
35ac6f08
JP		 916 .driver_data = (kernel_ulong_t)&sdhci_intel_mrst_hc1_hc2,
917 },
918
919 {
920 .vendor = PCI_VENDOR_ID_INTEL,
921 .device = PCI_DEVICE_ID_INTEL_MRST_SD2,
922 .subvendor = PCI_ANY_ID,
923 .subdevice = PCI_ANY_ID,
924 .driver_data = (kernel_ulong_t)&sdhci_intel_mrst_hc1_hc2,
f9ee3eab
AC		 925 },
926
927 {
928 .vendor = PCI_VENDOR_ID_INTEL,
29229052
XS		 929 .device = PCI_DEVICE_ID_INTEL_MFD_SD,
930 .subvendor = PCI_ANY_ID,
931 .subdevice = PCI_ANY_ID,
932 .driver_data = (kernel_ulong_t)&sdhci_intel_mfd_sd,
933 },
934
935 {
936 .vendor = PCI_VENDOR_ID_INTEL,
937 .device = PCI_DEVICE_ID_INTEL_MFD_SDIO1,
938 .subvendor = PCI_ANY_ID,
939 .subdevice = PCI_ANY_ID,
0d013bcf 940 .driver_data = (kernel_ulong_t)&sdhci_intel_mfd_sdio,
29229052
XS		 941 },
942
943 {
944 .vendor = PCI_VENDOR_ID_INTEL,
945 .device = PCI_DEVICE_ID_INTEL_MFD_SDIO2,
946 .subvendor = PCI_ANY_ID,
947 .subdevice = PCI_ANY_ID,
0d013bcf 948 .driver_data = (kernel_ulong_t)&sdhci_intel_mfd_sdio,
29229052
XS		 949 },
950
951 {
952 .vendor = PCI_VENDOR_ID_INTEL,
953 .device = PCI_DEVICE_ID_INTEL_MFD_EMMC0,
954 .subvendor = PCI_ANY_ID,
955 .subdevice = PCI_ANY_ID,
0d013bcf 956 .driver_data = (kernel_ulong_t)&sdhci_intel_mfd_emmc,
29229052
XS		 957 },
958
959 {
960 .vendor = PCI_VENDOR_ID_INTEL,
961 .device = PCI_DEVICE_ID_INTEL_MFD_EMMC1,
962 .subvendor = PCI_ANY_ID,
963 .subdevice = PCI_ANY_ID,
0d013bcf 964 .driver_data = (kernel_ulong_t)&sdhci_intel_mfd_emmc,
29229052
XS		 965 },
966
296e0b03
AS		 967 {
968 .vendor = PCI_VENDOR_ID_INTEL,
969 .device = PCI_DEVICE_ID_INTEL_PCH_SDIO0,
970 .subvendor = PCI_ANY_ID,
971 .subdevice = PCI_ANY_ID,
972 .driver_data = (kernel_ulong_t)&sdhci_intel_pch_sdio,
973 },
974
975 {
976 .vendor = PCI_VENDOR_ID_INTEL,
977 .device = PCI_DEVICE_ID_INTEL_PCH_SDIO1,
978 .subvendor = PCI_ANY_ID,
979 .subdevice = PCI_ANY_ID,
980 .driver_data = (kernel_ulong_t)&sdhci_intel_pch_sdio,
981 },
982
728ef3d1
AH		 983 {
984 .vendor = PCI_VENDOR_ID_INTEL,
985 .device = PCI_DEVICE_ID_INTEL_BYT_EMMC,
986 .subvendor = PCI_ANY_ID,
987 .subdevice = PCI_ANY_ID,
988 .driver_data = (kernel_ulong_t)&sdhci_intel_byt_emmc,
989 },
990
991 {
992 .vendor = PCI_VENDOR_ID_INTEL,
993 .device = PCI_DEVICE_ID_INTEL_BYT_SDIO,
994 .subvendor = PCI_ANY_ID,
995 .subdevice = PCI_ANY_ID,
996 .driver_data = (kernel_ulong_t)&sdhci_intel_byt_sdio,
997 },
998
999 {
1000 .vendor = PCI_VENDOR_ID_INTEL,
1001 .device = PCI_DEVICE_ID_INTEL_BYT_SD,
1002 .subvendor = PCI_ANY_ID,
1003 .subdevice = PCI_ANY_ID,
1004 .driver_data = (kernel_ulong_t)&sdhci_intel_byt_sd,
1005 },
1006
30d025c0
AH		 1007 {
1008 .vendor = PCI_VENDOR_ID_INTEL,
1009 .device = PCI_DEVICE_ID_INTEL_BYT_EMMC2,
1010 .subvendor = PCI_ANY_ID,
1011 .subdevice = PCI_ANY_ID,
1012 .driver_data = (kernel_ulong_t)&sdhci_intel_byt_emmc,
1013 },
1014
066173b6
AC		 1015 {
1016 .vendor = PCI_VENDOR_ID_INTEL,
1017 .device = PCI_DEVICE_ID_INTEL_BSW_EMMC,
1018 .subvendor = PCI_ANY_ID,
1019 .subdevice = PCI_ANY_ID,
1020 .driver_data = (kernel_ulong_t)&sdhci_intel_byt_emmc,
1021 },
1022
1023 {
1024 .vendor = PCI_VENDOR_ID_INTEL,
1025 .device = PCI_DEVICE_ID_INTEL_BSW_SDIO,
1026 .subvendor = PCI_ANY_ID,
1027 .subdevice = PCI_ANY_ID,
1028 .driver_data = (kernel_ulong_t)&sdhci_intel_byt_sdio,
1029 },
1030
1031 {
1032 .vendor = PCI_VENDOR_ID_INTEL,
1033 .device = PCI_DEVICE_ID_INTEL_BSW_SD,
1034 .subvendor = PCI_ANY_ID,
1035 .subdevice = PCI_ANY_ID,
1036 .driver_data = (kernel_ulong_t)&sdhci_intel_byt_sd,
1037 },
d052068a
EE		 1038
1039 {
1040 .vendor = PCI_VENDOR_ID_INTEL,
1041 .device = PCI_DEVICE_ID_INTEL_CLV_SDIO0,
1042 .subvendor = PCI_ANY_ID,
1043 .subdevice = PCI_ANY_ID,
1044 .driver_data = (kernel_ulong_t)&sdhci_intel_mfd_sd,
1045 },
1046
1047 {
1048 .vendor = PCI_VENDOR_ID_INTEL,
1049 .device = PCI_DEVICE_ID_INTEL_CLV_SDIO1,
1050 .subvendor = PCI_ANY_ID,
1051 .subdevice = PCI_ANY_ID,
1052 .driver_data = (kernel_ulong_t)&sdhci_intel_mfd_sdio,
1053 },
1054
1055 {
1056 .vendor = PCI_VENDOR_ID_INTEL,
1057 .device = PCI_DEVICE_ID_INTEL_CLV_SDIO2,
1058 .subvendor = PCI_ANY_ID,
1059 .subdevice = PCI_ANY_ID,
1060 .driver_data = (kernel_ulong_t)&sdhci_intel_mfd_sdio,
1061 },
1062
1063 {
1064 .vendor = PCI_VENDOR_ID_INTEL,
1065 .device = PCI_DEVICE_ID_INTEL_CLV_EMMC0,
1066 .subvendor = PCI_ANY_ID,
1067 .subdevice = PCI_ANY_ID,
1068 .driver_data = (kernel_ulong_t)&sdhci_intel_mfd_emmc,
1069 },
1070
1071 {
1072 .vendor = PCI_VENDOR_ID_INTEL,
1073 .device = PCI_DEVICE_ID_INTEL_CLV_EMMC1,
1074 .subvendor = PCI_ANY_ID,
1075 .subdevice = PCI_ANY_ID,
1076 .driver_data = (kernel_ulong_t)&sdhci_intel_mfd_emmc,
1077 },
1078
8776a165
DC		 1079 {
1080 .vendor = PCI_VENDOR_ID_INTEL,
1081 .device = PCI_DEVICE_ID_INTEL_MRFL_MMC,
1082 .subvendor = PCI_ANY_ID,
1083 .subdevice = PCI_ANY_ID,
1084 .driver_data = (kernel_ulong_t)&sdhci_intel_mrfl_mmc,
1085 },
1f7f2652
AH		 1086
1087 {
1088 .vendor = PCI_VENDOR_ID_INTEL,
1089 .device = PCI_DEVICE_ID_INTEL_SPT_EMMC,
1090 .subvendor = PCI_ANY_ID,
1091 .subdevice = PCI_ANY_ID,
1092 .driver_data = (kernel_ulong_t)&sdhci_intel_byt_emmc,
1093 },
1094
1095 {
1096 .vendor = PCI_VENDOR_ID_INTEL,
1097 .device = PCI_DEVICE_ID_INTEL_SPT_SDIO,
1098 .subvendor = PCI_ANY_ID,
1099 .subdevice = PCI_ANY_ID,
1100 .driver_data = (kernel_ulong_t)&sdhci_intel_byt_sdio,
1101 },
1102
1103 {
1104 .vendor = PCI_VENDOR_ID_INTEL,
1105 .device = PCI_DEVICE_ID_INTEL_SPT_SD,
1106 .subvendor = PCI_ANY_ID,
1107 .subdevice = PCI_ANY_ID,
1108 .driver_data = (kernel_ulong_t)&sdhci_intel_byt_sd,
1109 },
1110
26daa1ed
JL		 1111 {
1112 .vendor = PCI_VENDOR_ID_O2,
1113 .device = PCI_DEVICE_ID_O2_8120,
1114 .subvendor = PCI_ANY_ID,
1115 .subdevice = PCI_ANY_ID,
1116 .driver_data = (kernel_ulong_t)&sdhci_o2,
1117 },
1118
1119 {
1120 .vendor = PCI_VENDOR_ID_O2,
1121 .device = PCI_DEVICE_ID_O2_8220,
1122 .subvendor = PCI_ANY_ID,
1123 .subdevice = PCI_ANY_ID,
1124 .driver_data = (kernel_ulong_t)&sdhci_o2,
1125 },
1126
1127 {
1128 .vendor = PCI_VENDOR_ID_O2,
1129 .device = PCI_DEVICE_ID_O2_8221,
1130 .subvendor = PCI_ANY_ID,
1131 .subdevice = PCI_ANY_ID,
1132 .driver_data = (kernel_ulong_t)&sdhci_o2,
1133 },
1134
1135 {
1136 .vendor = PCI_VENDOR_ID_O2,
1137 .device = PCI_DEVICE_ID_O2_8320,
1138 .subvendor = PCI_ANY_ID,
1139 .subdevice = PCI_ANY_ID,
1140 .driver_data = (kernel_ulong_t)&sdhci_o2,
1141 },
1142
1143 {
1144 .vendor = PCI_VENDOR_ID_O2,
1145 .device = PCI_DEVICE_ID_O2_8321,
1146 .subvendor = PCI_ANY_ID,
1147 .subdevice = PCI_ANY_ID,
1148 .driver_data = (kernel_ulong_t)&sdhci_o2,
1149 },
1150
01acf691
AL		 1151 {
1152 .vendor = PCI_VENDOR_ID_O2,
1153 .device = PCI_DEVICE_ID_O2_FUJIN2,
1154 .subvendor = PCI_ANY_ID,
1155 .subdevice = PCI_ANY_ID,
1156 .driver_data = (kernel_ulong_t)&sdhci_o2,
1157 },
1158
1159 {
1160 .vendor = PCI_VENDOR_ID_O2,
1161 .device = PCI_DEVICE_ID_O2_SDS0,
1162 .subvendor = PCI_ANY_ID,
1163 .subdevice = PCI_ANY_ID,
1164 .driver_data = (kernel_ulong_t)&sdhci_o2,
1165 },
1166
1167 {
1168 .vendor = PCI_VENDOR_ID_O2,
1169 .device = PCI_DEVICE_ID_O2_SDS1,
1170 .subvendor = PCI_ANY_ID,
1171 .subdevice = PCI_ANY_ID,
1172 .driver_data = (kernel_ulong_t)&sdhci_o2,
1173 },
1174
1175 {
1176 .vendor = PCI_VENDOR_ID_O2,
1177 .device = PCI_DEVICE_ID_O2_SEABIRD0,
1178 .subvendor = PCI_ANY_ID,
1179 .subdevice = PCI_ANY_ID,
1180 .driver_data = (kernel_ulong_t)&sdhci_o2,
1181 },
1182
1183 {
1184 .vendor = PCI_VENDOR_ID_O2,
1185 .device = PCI_DEVICE_ID_O2_SEABIRD1,
1186 .subvendor = PCI_ANY_ID,
1187 .subdevice = PCI_ANY_ID,
1188 .driver_data = (kernel_ulong_t)&sdhci_o2,
1189 },
d44f88da
VW		 1190 {
1191 .vendor = PCI_VENDOR_ID_AMD,
1192 .device = PCI_ANY_ID,
1193 .class = PCI_CLASS_SYSTEM_SDHCI << 8,
1194 .class_mask = 0xFFFF00,
1195 .subvendor = PCI_ANY_ID,
1196 .subdevice = PCI_ANY_ID,
1197 .driver_data = (kernel_ulong_t)&sdhci_amd,
1198 },
b8c86fc5
PO		 1199 { /* Generic SD host controller */
1200 PCI_DEVICE_CLASS((PCI_CLASS_SYSTEM_SDHCI << 8), 0xFFFF00)
1201 },
1202
1203 { /* end: all zeroes */ },
1204};
1205
1206MODULE_DEVICE_TABLE(pci, pci_ids);
1207
b8c86fc5
PO		 1208/*****************************************************************************\
1209 * *
1210 * SDHCI core callbacks *
1211 * *
1212\*****************************************************************************/
1213
1214static int sdhci_pci_enable_dma(struct sdhci_host *host)
1215{
1216 struct sdhci_pci_slot *slot;
1217 struct pci_dev *pdev;
3828ecaa 1218 int ret = -1;
b8c86fc5
PO		 1219
1220 slot = sdhci_priv(host);
1221 pdev = slot->chip->pdev;
1222
1223 if (((pdev->class & 0xFFFF00) == (PCI_CLASS_SYSTEM_SDHCI << 8)) &&
1224 ((pdev->class & 0x0000FF) != PCI_SDHCI_IFDMA) &&
a13abc7b 1225 (host->flags & SDHCI_USE_SDMA)) {
b8c86fc5
PO		 1226 dev_warn(&pdev->dev, "Will use DMA mode even though HW "
1227 "doesn't fully claim to support it.\n");
1228 }
1229
3828ecaa
AH		 1230 if (host->flags & SDHCI_USE_64_BIT_DMA) {
1231 if (host->quirks2 & SDHCI_QUIRK2_BROKEN_64_BIT_DMA) {
1232 host->flags &= ~SDHCI_USE_64_BIT_DMA;
1233 } else {
1234 ret = pci_set_dma_mask(pdev, DMA_BIT_MASK(64));
1235 if (ret)
1236 dev_warn(&pdev->dev, "Failed to set 64-bit DMA mask\n");
1237 }
1238 }
1239 if (ret)
1240 ret = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
b8c86fc5
PO		 1241 if (ret)
1242 return ret;
1243
1244 pci_set_master(pdev);
1245
1246 return 0;
1247}
1248
2317f56c 1249static void sdhci_pci_set_bus_width(struct sdhci_host *host, int width)
68077b02
ML		 1250{
1251 u8 ctrl;
1252
1253 ctrl = sdhci_readb(host, SDHCI_HOST_CONTROL);
1254
1255 switch (width) {
1256 case MMC_BUS_WIDTH_8:
1257 ctrl |= SDHCI_CTRL_8BITBUS;
1258 ctrl &= ~SDHCI_CTRL_4BITBUS;
1259 break;
1260 case MMC_BUS_WIDTH_4:
1261 ctrl |= SDHCI_CTRL_4BITBUS;
1262 ctrl &= ~SDHCI_CTRL_8BITBUS;
1263 break;
1264 default:
1265 ctrl &= ~(SDHCI_CTRL_8BITBUS | SDHCI_CTRL_4BITBUS);
1266 break;
1267 }
1268
1269 sdhci_writeb(host, ctrl, SDHCI_HOST_CONTROL);
68077b02
ML		 1270}
1271
c9faff6c 1272static void sdhci_pci_gpio_hw_reset(struct sdhci_host *host)
0f201655
AH		 1273{
1274 struct sdhci_pci_slot *slot = sdhci_priv(host);
1275 int rst_n_gpio = slot->rst_n_gpio;
1276
1277 if (!gpio_is_valid(rst_n_gpio))
1278 return;
1279 gpio_set_value_cansleep(rst_n_gpio, 0);
1280 /* For eMMC, minimum is 1us but give it 10us for good measure */
1281 udelay(10);
1282 gpio_set_value_cansleep(rst_n_gpio, 1);
1283 /* For eMMC, minimum is 200us but give it 300us for good measure */
1284 usleep_range(300, 1000);
1285}
1286
c9faff6c
AH		 1287static void sdhci_pci_hw_reset(struct sdhci_host *host)
1288{
1289 struct sdhci_pci_slot *slot = sdhci_priv(host);
1290
1291 if (slot->hw_reset)
1292 slot->hw_reset(host);
1293}
1294
e1bfad6d
AH		 1295static int sdhci_pci_select_drive_strength(struct sdhci_host *host,
1296 struct mmc_card *card,
1297 unsigned int max_dtr, int host_drv,
1298 int card_drv, int *drv_type)
1299{
1300 struct sdhci_pci_slot *slot = sdhci_priv(host);
1301
1302 if (!slot->select_drive_strength)
1303 return 0;
1304
1305 return slot->select_drive_strength(host, card, max_dtr, host_drv,
1306 card_drv, drv_type);
1307}
1308
c915568d 1309static const struct sdhci_ops sdhci_pci_ops = {
1771059c 1310 .set_clock = sdhci_set_clock,
b8c86fc5 1311 .enable_dma = sdhci_pci_enable_dma,
2317f56c 1312 .set_bus_width = sdhci_pci_set_bus_width,
03231f9b 1313 .reset = sdhci_reset,
96d7b78c 1314 .set_uhs_signaling = sdhci_set_uhs_signaling,
0f201655 1315 .hw_reset = sdhci_pci_hw_reset,
e1bfad6d 1316 .select_drive_strength = sdhci_pci_select_drive_strength,
b8c86fc5
PO		 1317};
1318
1319/*****************************************************************************\
1320 * *
1321 * Suspend/resume *
1322 * *
1323\*****************************************************************************/
1324
1325#ifdef CONFIG_PM
1326
29495aa0 1327static int sdhci_pci_suspend(struct device *dev)
b8c86fc5 1328{
29495aa0 1329 struct pci_dev *pdev = to_pci_dev(dev);
b8c86fc5
PO		 1330 struct sdhci_pci_chip *chip;
1331 struct sdhci_pci_slot *slot;
5f619704 1332 mmc_pm_flag_t slot_pm_flags;
2f4cbb3d 1333 mmc_pm_flag_t pm_flags = 0;
b8c86fc5
PO		 1334 int i, ret;
1335
1336 chip = pci_get_drvdata(pdev);
1337 if (!chip)
1338 return 0;
1339
b177bc91 1340 for (i = 0; i < chip->num_slots; i++) {
b8c86fc5
PO		 1341 slot = chip->slots[i];
1342 if (!slot)
1343 continue;
1344
29495aa0 1345 ret = sdhci_suspend_host(slot->host);
b8c86fc5 1346
b678b91f
AL		 1347 if (ret)
1348 goto err_pci_suspend;
2f4cbb3d 1349
5f619704
DD		 1350 slot_pm_flags = slot->host->mmc->pm_flags;
1351 if (slot_pm_flags & MMC_PM_WAKE_SDIO_IRQ)
1352 sdhci_enable_irq_wakeups(slot->host);
1353
1354 pm_flags |= slot_pm_flags;
b8c86fc5
PO		 1355 }
1356
4489428a 1357 if (chip->fixes && chip->fixes->suspend) {
29495aa0 1358 ret = chip->fixes->suspend(chip);
b678b91f
AL		 1359 if (ret)
1360 goto err_pci_suspend;
4489428a
PO		 1361 }
1362
2f4cbb3d 1363 if (pm_flags & MMC_PM_KEEP_POWER) {
6b91f2d4
CD		 1364 if (pm_flags & MMC_PM_WAKE_SDIO_IRQ)
1365 device_init_wakeup(dev, true);
1366 else
1367 device_init_wakeup(dev, false);
1368 } else
1369 device_init_wakeup(dev, false);
b8c86fc5
PO		 1370
1371 return 0;
b678b91f
AL		 1372
1373err_pci_suspend:
1374 while (--i >= 0)
1375 sdhci_resume_host(chip->slots[i]->host);
1376 return ret;
b8c86fc5
PO		 1377}
1378
29495aa0 1379static int sdhci_pci_resume(struct device *dev)
b8c86fc5 1380{
29495aa0 1381 struct pci_dev *pdev = to_pci_dev(dev);
b8c86fc5
PO		 1382 struct sdhci_pci_chip *chip;
1383 struct sdhci_pci_slot *slot;
1384 int i, ret;
1385
1386 chip = pci_get_drvdata(pdev);
1387 if (!chip)
1388 return 0;
1389
45211e21
PO		 1390 if (chip->fixes && chip->fixes->resume) {
1391 ret = chip->fixes->resume(chip);
1392 if (ret)
1393 return ret;
1394 }
1395
b177bc91 1396 for (i = 0; i < chip->num_slots; i++) {
b8c86fc5
PO		 1397 slot = chip->slots[i];
1398 if (!slot)
1399 continue;
1400
1401 ret = sdhci_resume_host(slot->host);
1402 if (ret)
1403 return ret;
1404 }
1405
1406 return 0;
1407}
1408
66fd8ad5
AH		 1409static int sdhci_pci_runtime_suspend(struct device *dev)
1410{
1411 struct pci_dev *pdev = container_of(dev, struct pci_dev, dev);
1412 struct sdhci_pci_chip *chip;
1413 struct sdhci_pci_slot *slot;
66fd8ad5
AH		 1414 int i, ret;
1415
1416 chip = pci_get_drvdata(pdev);
1417 if (!chip)
1418 return 0;
1419
1420 for (i = 0; i < chip->num_slots; i++) {
1421 slot = chip->slots[i];
1422 if (!slot)
1423 continue;
1424
1425 ret = sdhci_runtime_suspend_host(slot->host);
1426
b678b91f
AL		 1427 if (ret)
1428 goto err_pci_runtime_suspend;
66fd8ad5
AH		 1429 }
1430
1431 if (chip->fixes && chip->fixes->suspend) {
29495aa0 1432 ret = chip->fixes->suspend(chip);
b678b91f
AL		 1433 if (ret)
1434 goto err_pci_runtime_suspend;
66fd8ad5
AH		 1435 }
1436
1437 return 0;
b678b91f
AL		 1438
1439err_pci_runtime_suspend:
1440 while (--i >= 0)
1441 sdhci_runtime_resume_host(chip->slots[i]->host);
1442 return ret;
66fd8ad5
AH		 1443}
1444
1445static int sdhci_pci_runtime_resume(struct device *dev)
1446{
1447 struct pci_dev *pdev = container_of(dev, struct pci_dev, dev);
1448 struct sdhci_pci_chip *chip;
1449 struct sdhci_pci_slot *slot;
1450 int i, ret;
1451
1452 chip = pci_get_drvdata(pdev);
1453 if (!chip)
1454 return 0;
1455
1456 if (chip->fixes && chip->fixes->resume) {
1457 ret = chip->fixes->resume(chip);
1458 if (ret)
1459 return ret;
1460 }
1461
1462 for (i = 0; i < chip->num_slots; i++) {
1463 slot = chip->slots[i];
1464 if (!slot)
1465 continue;
1466
1467 ret = sdhci_runtime_resume_host(slot->host);
1468 if (ret)
1469 return ret;
1470 }
1471
1472 return 0;
1473}
1474
162d6f98
RW		 1475#else /* CONFIG_PM */
1476
1477#define sdhci_pci_suspend NULL
1478#define sdhci_pci_resume NULL
1479
1480#endif /* CONFIG_PM */
66fd8ad5
AH		 1481
1482static const struct dev_pm_ops sdhci_pci_pm_ops = {
29495aa0
ML		 1483 .suspend = sdhci_pci_suspend,
1484 .resume = sdhci_pci_resume,
f3a92b1a 1485 SET_RUNTIME_PM_OPS(sdhci_pci_runtime_suspend,
106276bb 1486 sdhci_pci_runtime_resume, NULL)
66fd8ad5
AH		 1487};
1488
b8c86fc5
PO		 1489/*****************************************************************************\
1490 * *
1491 * Device probing/removal *
1492 * *
1493\*****************************************************************************/
1494
c3be1efd 1495static struct sdhci_pci_slot *sdhci_pci_probe_slot(
52c506f0
AH		 1496 struct pci_dev *pdev, struct sdhci_pci_chip *chip, int first_bar,
1497 int slotno)
b8c86fc5
PO		 1498{
1499 struct sdhci_pci_slot *slot;
1500 struct sdhci_host *host;
52c506f0 1501 int ret, bar = first_bar + slotno;
b8c86fc5
PO		 1502
1503 if (!(pci_resource_flags(pdev, bar) & IORESOURCE_MEM)) {
1504 dev_err(&pdev->dev, "BAR %d is not iomem. Aborting.\n", bar);
1505 return ERR_PTR(-ENODEV);
1506 }
1507
90b3e6c5 1508 if (pci_resource_len(pdev, bar) < 0x100) {
b8c86fc5
PO		 1509 dev_err(&pdev->dev, "Invalid iomem size. You may "
1510 "experience problems.\n");
1511 }
1512
1513 if ((pdev->class & 0x0000FF) == PCI_SDHCI_IFVENDOR) {
1514 dev_err(&pdev->dev, "Vendor specific interface. Aborting.\n");
1515 return ERR_PTR(-ENODEV);
1516 }
1517
1518 if ((pdev->class & 0x0000FF) > PCI_SDHCI_IFVENDOR) {
1519 dev_err(&pdev->dev, "Unknown interface. Aborting.\n");
1520 return ERR_PTR(-ENODEV);
1521 }
1522
1523 host = sdhci_alloc_host(&pdev->dev, sizeof(struct sdhci_pci_slot));
1524 if (IS_ERR(host)) {
c60a32cd 1525 dev_err(&pdev->dev, "cannot allocate host\n");
dc0fd7b5 1526 return ERR_CAST(host);
b8c86fc5
PO		 1527 }
1528
1529 slot = sdhci_priv(host);
1530
1531 slot->chip = chip;
1532 slot->host = host;
1533 slot->pci_bar = bar;
0f201655 1534 slot->rst_n_gpio = -EINVAL;
c5e027a4 1535 slot->cd_gpio = -EINVAL;
ff59c520 1536 slot->cd_idx = -1;
b8c86fc5 1537
52c506f0
AH		 1538 /* Retrieve platform data if there is any */
1539 if (*sdhci_pci_get_data)
1540 slot->data = sdhci_pci_get_data(pdev, slotno);
1541
1542 if (slot->data) {
1543 if (slot->data->setup) {
1544 ret = slot->data->setup(slot->data);
1545 if (ret) {
1546 dev_err(&pdev->dev, "platform setup failed\n");
1547 goto free;
1548 }
1549 }
c5e027a4
AH		 1550 slot->rst_n_gpio = slot->data->rst_n_gpio;
1551 slot->cd_gpio = slot->data->cd_gpio;
52c506f0
AH		 1552 }
1553
b8c86fc5
PO		 1554 host->hw_name = "PCI";
1555 host->ops = &sdhci_pci_ops;
1556 host->quirks = chip->quirks;
f3c55a7b 1557 host->quirks2 = chip->quirks2;
b8c86fc5
PO		 1558
1559 host->irq = pdev->irq;
1560
1561 ret = pci_request_region(pdev, bar, mmc_hostname(host->mmc));
1562 if (ret) {
1563 dev_err(&pdev->dev, "cannot request region\n");
52c506f0 1564 goto cleanup;
b8c86fc5
PO		 1565 }
1566
092f82ed 1567 host->ioaddr = pci_ioremap_bar(pdev, bar);
b8c86fc5
PO		 1568 if (!host->ioaddr) {
1569 dev_err(&pdev->dev, "failed to remap registers\n");
9fdcdbb0 1570 ret = -ENOMEM;
b8c86fc5
PO		 1571 goto release;
1572 }
1573
4489428a
PO		 1574 if (chip->fixes && chip->fixes->probe_slot) {
1575 ret = chip->fixes->probe_slot(slot);
1576 if (ret)
1577 goto unmap;
1578 }
1579
c5e027a4
AH		 1580 if (gpio_is_valid(slot->rst_n_gpio)) {
1581 if (!gpio_request(slot->rst_n_gpio, "eMMC_reset")) {
1582 gpio_direction_output(slot->rst_n_gpio, 1);
1583 slot->host->mmc->caps |= MMC_CAP_HW_RESET;
c9faff6c 1584 slot->hw_reset = sdhci_pci_gpio_hw_reset;
c5e027a4
AH		 1585 } else {
1586 dev_warn(&pdev->dev, "failed to request rst_n_gpio\n");
1587 slot->rst_n_gpio = -EINVAL;
1588 }
1589 }
1590
2f4cbb3d 1591 host->mmc->pm_caps = MMC_PM_KEEP_POWER | MMC_PM_WAKE_SDIO_IRQ;
eed222ac 1592 host->mmc->slotno = slotno;
a08b17be 1593 host->mmc->caps2 |= MMC_CAP2_NO_PRESCAN_POWERUP;
2f4cbb3d 1594
ff59c520
AH		 1595 if (slot->cd_idx >= 0 &&
1596 mmc_gpiod_request_cd(host->mmc, slot->cd_con_id, slot->cd_idx,
1597 slot->cd_override_level, 0, NULL)) {
1598 dev_warn(&pdev->dev, "failed to setup card detect gpio\n");
1599 slot->cd_idx = -1;
1600 }
1601
b8c86fc5
PO		 1602 ret = sdhci_add_host(host);
1603 if (ret)
4489428a 1604 goto remove;
b8c86fc5 1605
c5e027a4
AH		 1606 sdhci_pci_add_own_cd(slot);
1607
77a0122e
AH		 1608 /*
1609 * Check if the chip needs a separate GPIO for card detect to wake up
1610 * from runtime suspend. If it is not there, don't allow runtime PM.
1611 * Note sdhci_pci_add_own_cd() sets slot->cd_gpio to -EINVAL on failure.
1612 */
945be38c 1613 if (chip->fixes && chip->fixes->own_cd_for_runtime_pm &&
ff59c520 1614 !gpio_is_valid(slot->cd_gpio) && slot->cd_idx < 0)
77a0122e
AH		 1615 chip->allow_runtime_pm = false;
1616
b8c86fc5
PO		 1617 return slot;
1618
4489428a 1619remove:
c5e027a4
AH		 1620 if (gpio_is_valid(slot->rst_n_gpio))
1621 gpio_free(slot->rst_n_gpio);
1622
4489428a 1623 if (chip->fixes && chip->fixes->remove_slot)
1e72859e 1624 chip->fixes->remove_slot(slot, 0);
4489428a 1625
b8c86fc5
PO		 1626unmap:
1627 iounmap(host->ioaddr);
1628
1629release:
1630 pci_release_region(pdev, bar);
c60a32cd 1631
52c506f0
AH		 1632cleanup:
1633 if (slot->data && slot->data->cleanup)
1634 slot->data->cleanup(slot->data);
1635
c60a32cd 1636free:
b8c86fc5
PO		 1637 sdhci_free_host(host);
1638
1639 return ERR_PTR(ret);
1640}
1641
1642static void sdhci_pci_remove_slot(struct sdhci_pci_slot *slot)
1643{
1e72859e
PO		 1644 int dead;
1645 u32 scratch;
1646
c5e027a4
AH		 1647 sdhci_pci_remove_own_cd(slot);
1648
1e72859e
PO		 1649 dead = 0;
1650 scratch = readl(slot->host->ioaddr + SDHCI_INT_STATUS);
1651 if (scratch == (u32)-1)
1652 dead = 1;
1653
1654 sdhci_remove_host(slot->host, dead);
4489428a 1655
c5e027a4
AH		 1656 if (gpio_is_valid(slot->rst_n_gpio))
1657 gpio_free(slot->rst_n_gpio);
1658
4489428a 1659 if (slot->chip->fixes && slot->chip->fixes->remove_slot)
1e72859e 1660 slot->chip->fixes->remove_slot(slot, dead);
4489428a 1661
52c506f0
AH		 1662 if (slot->data && slot->data->cleanup)
1663 slot->data->cleanup(slot->data);
1664
b8c86fc5 1665 pci_release_region(slot->chip->pdev, slot->pci_bar);
4489428a 1666
b8c86fc5
PO		 1667 sdhci_free_host(slot->host);
1668}
1669
c3be1efd 1670static void sdhci_pci_runtime_pm_allow(struct device *dev)
66fd8ad5
AH		 1671{
1672 pm_runtime_put_noidle(dev);
1673 pm_runtime_allow(dev);
1674 pm_runtime_set_autosuspend_delay(dev, 50);
1675 pm_runtime_use_autosuspend(dev);
1676 pm_suspend_ignore_children(dev, 1);
1677}
1678
6e0ee714 1679static void sdhci_pci_runtime_pm_forbid(struct device *dev)
66fd8ad5
AH		 1680{
1681 pm_runtime_forbid(dev);
1682 pm_runtime_get_noresume(dev);
1683}
1684
c3be1efd 1685static int sdhci_pci_probe(struct pci_dev *pdev,
b8c86fc5
PO		 1686 const struct pci_device_id *ent)
1687{
1688 struct sdhci_pci_chip *chip;
1689 struct sdhci_pci_slot *slot;
1690
cf5e23e1 1691 u8 slots, first_bar;
b8c86fc5
PO		 1692 int ret, i;
1693
1694 BUG_ON(pdev == NULL);
1695 BUG_ON(ent == NULL);
1696
b8c86fc5 1697 dev_info(&pdev->dev, "SDHCI controller found [%04x:%04x] (rev %x)\n",
cf5e23e1 1698 (int)pdev->vendor, (int)pdev->device, (int)pdev->revision);
b8c86fc5
PO		 1699
1700 ret = pci_read_config_byte(pdev, PCI_SLOT_INFO, &slots);
1701 if (ret)
1702 return ret;
1703
1704 slots = PCI_SLOT_INFO_SLOTS(slots) + 1;
1705 dev_dbg(&pdev->dev, "found %d slot(s)\n", slots);
1706 if (slots == 0)
1707 return -ENODEV;
1708
1709 BUG_ON(slots > MAX_SLOTS);
1710
1711 ret = pci_read_config_byte(pdev, PCI_SLOT_INFO, &first_bar);
1712 if (ret)
1713 return ret;
1714
1715 first_bar &= PCI_SLOT_INFO_FIRST_BAR_MASK;
1716
1717 if (first_bar > 5) {
1718 dev_err(&pdev->dev, "Invalid first BAR. Aborting.\n");
1719 return -ENODEV;
1720 }
1721
1722 ret = pci_enable_device(pdev);
1723 if (ret)
1724 return ret;
1725
1726 chip = kzalloc(sizeof(struct sdhci_pci_chip), GFP_KERNEL);
1727 if (!chip) {
1728 ret = -ENOMEM;
1729 goto err;
1730 }
1731
1732 chip->pdev = pdev;
b177bc91 1733 chip->fixes = (const struct sdhci_pci_fixes *)ent->driver_data;
c43fd774 1734 if (chip->fixes) {
22606405 1735 chip->quirks = chip->fixes->quirks;
f3c55a7b 1736 chip->quirks2 = chip->fixes->quirks2;
c43fd774
AH		 1737 chip->allow_runtime_pm = chip->fixes->allow_runtime_pm;
1738 }
b8c86fc5
PO		 1739 chip->num_slots = slots;
1740
1741 pci_set_drvdata(pdev, chip);
1742
22606405
PO		 1743 if (chip->fixes && chip->fixes->probe) {
1744 ret = chip->fixes->probe(chip);
1745 if (ret)
1746 goto free;
1747 }
1748
225d85fe
AC		 1749 slots = chip->num_slots; /* Quirk may have changed this */
1750
b177bc91 1751 for (i = 0; i < slots; i++) {
52c506f0 1752 slot = sdhci_pci_probe_slot(pdev, chip, first_bar, i);
b8c86fc5 1753 if (IS_ERR(slot)) {
b177bc91 1754 for (i--; i >= 0; i--)
b8c86fc5
PO		 1755 sdhci_pci_remove_slot(chip->slots[i]);
1756 ret = PTR_ERR(slot);
1757 goto free;
1758 }
1759
1760 chip->slots[i] = slot;
1761 }
1762
c43fd774
AH		 1763 if (chip->allow_runtime_pm)
1764 sdhci_pci_runtime_pm_allow(&pdev->dev);
66fd8ad5 1765
b8c86fc5
PO		 1766 return 0;
1767
1768free:
1769 pci_set_drvdata(pdev, NULL);
1770 kfree(chip);
1771
1772err:
1773 pci_disable_device(pdev);
1774 return ret;
1775}
1776
6e0ee714 1777static void sdhci_pci_remove(struct pci_dev *pdev)
b8c86fc5
PO		 1778{
1779 int i;
1780 struct sdhci_pci_chip *chip;
1781
1782 chip = pci_get_drvdata(pdev);
1783
1784 if (chip) {
c43fd774
AH		 1785 if (chip->allow_runtime_pm)
1786 sdhci_pci_runtime_pm_forbid(&pdev->dev);
1787
b177bc91 1788 for (i = 0; i < chip->num_slots; i++)
b8c86fc5
PO		 1789 sdhci_pci_remove_slot(chip->slots[i]);
1790
1791 pci_set_drvdata(pdev, NULL);
1792 kfree(chip);
1793 }
1794
1795 pci_disable_device(pdev);
1796}
1797
1798static struct pci_driver sdhci_driver = {
b177bc91 1799 .name = "sdhci-pci",
b8c86fc5 1800 .id_table = pci_ids,
b177bc91 1801 .probe = sdhci_pci_probe,
0433c143 1802 .remove = sdhci_pci_remove,
66fd8ad5
AH		 1803 .driver = {
1804 .pm = &sdhci_pci_pm_ops
1805 },
b8c86fc5
PO		 1806};
1807
acc69646 1808module_pci_driver(sdhci_driver);
b8c86fc5 1809
32710e8f 1810MODULE_AUTHOR("Pierre Ossman <pierre@ossman.eu>");
b8c86fc5
PO		 1811MODULE_DESCRIPTION("Secure Digital Host Controller Interface PCI driver");
1812MODULE_LICENSE("GPL");
Linux kernel - Deliverables
This page took 0.543116 seconds and 5 git commands to generate.