[deliverable/linux.git] / drivers / mtd / maps / l440gx.c

/*
 * BIOS Flash chip on Intel 440GX board.
 *
 * Bugs this currently does not work under linuxBIOS.
 */

#include <linux/module.h>
#include <linux/pci.h>
#include <linux/kernel.h>
#include <linux/init.h>
#include <asm/io.h>
#include <linux/mtd/mtd.h>
#include <linux/mtd/map.h>

#define PIIXE_IOBASE_RESOURCE	11

#define WINDOW_ADDR 0xfff00000
#define WINDOW_SIZE 0x00100000
#define BUSWIDTH 1

static u32 iobase;
#define IOBASE iobase
#define TRIBUF_PORT (IOBASE+0x37)
#define VPP_PORT (IOBASE+0x28)

static struct mtd_info *mymtd;


/* Is this really the vpp port? */
static DEFINE_SPINLOCK(l440gx_vpp_lock);
static int l440gx_vpp_refcnt;
static void l440gx_set_vpp(struct map_info *map, int vpp)
{
	unsigned long flags;

	spin_lock_irqsave(&l440gx_vpp_lock, flags);
	if (vpp) {
		if (++l440gx_vpp_refcnt == 1)   /* first nested 'on' */
			outl(inl(VPP_PORT) | 1, VPP_PORT);
	} else {
		if (--l440gx_vpp_refcnt == 0)   /* last nested 'off' */
			outl(inl(VPP_PORT) & ~1, VPP_PORT);
	}
	spin_unlock_irqrestore(&l440gx_vpp_lock, flags);
}

static struct map_info l440gx_map = {
	.name = "L440GX BIOS",
	.size = WINDOW_SIZE,
	.bankwidth = BUSWIDTH,
	.phys = WINDOW_ADDR,
#if 0
	/* FIXME verify that this is the
	 * appripriate code for vpp enable/disable
	 */
	.set_vpp = l440gx_set_vpp
#endif
};

static int __init init_l440gx(void)
{
	struct pci_dev *dev, *pm_dev;
	struct resource *pm_iobase;
	__u16 word;

	dev = pci_get_device(PCI_VENDOR_ID_INTEL,
		PCI_DEVICE_ID_INTEL_82371AB_0, NULL);

	pm_dev = pci_get_device(PCI_VENDOR_ID_INTEL,
		PCI_DEVICE_ID_INTEL_82371AB_3, NULL);

	pci_dev_put(dev);

	if (!dev || !pm_dev) {
		printk(KERN_NOTICE "L440GX flash mapping: failed to find PIIX4 ISA bridge, cannot continue\n");
		pci_dev_put(pm_dev);
		return -ENODEV;
	}

	l440gx_map.virt = ioremap_nocache(WINDOW_ADDR, WINDOW_SIZE);

	if (!l440gx_map.virt) {
		printk(KERN_WARNING "Failed to ioremap L440GX flash region\n");
		pci_dev_put(pm_dev);
		return -ENOMEM;
	}
	simple_map_init(&l440gx_map);
	printk(KERN_NOTICE "window_addr = 0x%08lx\n", (unsigned long)l440gx_map.virt);

	/* Setup the pm iobase resource
	 * This code should move into some kind of generic bridge
	 * driver but for the moment I'm content with getting the
	 * allocation correct.
	 */
	pm_iobase = &pm_dev->resource[PIIXE_IOBASE_RESOURCE];
	if (!(pm_iobase->flags & IORESOURCE_IO)) {
		pm_iobase->name = "pm iobase";
		pm_iobase->start = 0;
		pm_iobase->end = 63;
		pm_iobase->flags = IORESOURCE_IO;

		/* Put the current value in the resource */
		pci_read_config_dword(pm_dev, 0x40, &iobase);
		iobase &= ~1;
		pm_iobase->start += iobase & ~1;
		pm_iobase->end += iobase & ~1;

		pci_dev_put(pm_dev);

		/* Allocate the resource region */
		if (pci_assign_resource(pm_dev, PIIXE_IOBASE_RESOURCE) != 0) {
			pci_dev_put(dev);
			pci_dev_put(pm_dev);
			printk(KERN_WARNING "Could not allocate pm iobase resource\n");
			iounmap(l440gx_map.virt);
			return -ENXIO;
		}
	}
	/* Set the iobase */
	iobase = pm_iobase->start;
	pci_write_config_dword(pm_dev, 0x40, iobase | 1);


	/* Set XBCS# */
	pci_read_config_word(dev, 0x4e, &word);
	word |= 0x4;
        pci_write_config_word(dev, 0x4e, word);

	/* Supply write voltage to the chip */
	l440gx_set_vpp(&l440gx_map, 1);

	/* Enable the gate on the WE line */
	outb(inb(TRIBUF_PORT) & ~1, TRIBUF_PORT);

       	printk(KERN_NOTICE "Enabled WE line to L440GX BIOS flash chip.\n");

	mymtd = do_map_probe("jedec_probe", &l440gx_map);
	if (!mymtd) {
		printk(KERN_NOTICE "JEDEC probe on BIOS chip failed. Using ROM\n");
		mymtd = do_map_probe("map_rom", &l440gx_map);
	}
	if (mymtd) {
		mymtd->owner = THIS_MODULE;

		mtd_device_register(mymtd, NULL, 0);
		return 0;
	}

	iounmap(l440gx_map.virt);
	return -ENXIO;
}

static void __exit cleanup_l440gx(void)
{
	mtd_device_unregister(mymtd);
	map_destroy(mymtd);

	iounmap(l440gx_map.virt);
}

module_init(init_l440gx);
module_exit(cleanup_l440gx);

MODULE_LICENSE("GPL");
MODULE_AUTHOR("David Woodhouse <dwmw2@infradead.org>");
MODULE_DESCRIPTION("MTD map driver for BIOS chips on Intel L440GX motherboards");
Commit	Line	Data
1da177e4	1	/*
1da177e4 LT	2	* BIOS Flash chip on Intel 440GX board.
	3	*
	4	* Bugs this currently does not work under linuxBIOS.
	5	*/
	6
	7	#include <linux/module.h>
	8	#include <linux/pci.h>
	9	#include <linux/kernel.h>
	10	#include <linux/init.h>
	11	#include <asm/io.h>
	12	#include <linux/mtd/mtd.h>
	13	#include <linux/mtd/map.h>
1da177e4 LT	14
	15	#define PIIXE_IOBASE_RESOURCE 11
	16
	17	#define WINDOW_ADDR 0xfff00000
	18	#define WINDOW_SIZE 0x00100000
	19	#define BUSWIDTH 1
	20
	21	static u32 iobase;
	22	#define IOBASE iobase
	23	#define TRIBUF_PORT (IOBASE+0x37)
	24	#define VPP_PORT (IOBASE+0x28)
	25
	26	static struct mtd_info *mymtd;
	27
	28
	29	/* Is this really the vpp port? */
5fbabf3f PP	30	static DEFINE_SPINLOCK(l440gx_vpp_lock);
5fbabf3f PP	31	static int l440gx_vpp_refcnt;
1da177e4 LT	32	static void l440gx_set_vpp(struct map_info *map, int vpp)
1da177e4 LT	33	{
5fbabf3f	34	unsigned long flags;
1da177e4	35
5fbabf3f	36	spin_lock_irqsave(&l440gx_vpp_lock, flags);
1da177e4	37	if (vpp) {
5fbabf3f PP	38	if (++l440gx_vpp_refcnt == 1) /* first nested 'on' */
5fbabf3f PP	39	outl(inl(VPP_PORT) \| 1, VPP_PORT);
1da177e4	40	} else {
5fbabf3f PP	41	if (--l440gx_vpp_refcnt == 0) /* last nested 'off' */
5fbabf3f PP	42	outl(inl(VPP_PORT) & ~1, VPP_PORT);
1da177e4	43	}
5fbabf3f	44	spin_unlock_irqrestore(&l440gx_vpp_lock, flags);
1da177e4 LT	45	}
	46
	47	static struct map_info l440gx_map = {
	48	.name = "L440GX BIOS",
	49	.size = WINDOW_SIZE,
	50	.bankwidth = BUSWIDTH,
	51	.phys = WINDOW_ADDR,
	52	#if 0
69f34c98	53	/* FIXME verify that this is the
1da177e4 LT	54	* appripriate code for vpp enable/disable
	55	*/
	56	.set_vpp = l440gx_set_vpp
	57	#endif
	58	};
	59
	60	static int __init init_l440gx(void)
	61	{
	62	struct pci_dev dev, pm_dev;
	63	struct resource *pm_iobase;
	64	__u16 word;
	65
dd8e9ed6	66	dev = pci_get_device(PCI_VENDOR_ID_INTEL,
1da177e4 LT	67	PCI_DEVICE_ID_INTEL_82371AB_0, NULL);
1da177e4 LT	68
dd8e9ed6	69	pm_dev = pci_get_device(PCI_VENDOR_ID_INTEL,
1da177e4 LT	70	PCI_DEVICE_ID_INTEL_82371AB_3, NULL);
1da177e4 LT	71
dd8e9ed6 AC	72	pci_dev_put(dev);
dd8e9ed6 AC	73
1da177e4 LT	74	if (!dev \|\| !pm_dev) {
1da177e4 LT	75	printk(KERN_NOTICE "L440GX flash mapping: failed to find PIIX4 ISA bridge, cannot continue\n");
dd8e9ed6	76	pci_dev_put(pm_dev);
1da177e4 LT	77	return -ENODEV;
	78	}
	79
	80	l440gx_map.virt = ioremap_nocache(WINDOW_ADDR, WINDOW_SIZE);
	81
	82	if (!l440gx_map.virt) {
	83	printk(KERN_WARNING "Failed to ioremap L440GX flash region\n");
dd8e9ed6	84	pci_dev_put(pm_dev);
1da177e4 LT	85	return -ENOMEM;
	86	}
	87	simple_map_init(&l440gx_map);
	88	printk(KERN_NOTICE "window_addr = 0x%08lx\n", (unsigned long)l440gx_map.virt);
	89
69f34c98	90	/* Setup the pm iobase resource
1da177e4 LT	91	* This code should move into some kind of generic bridge
1da177e4 LT	92	* driver but for the moment I'm content with getting the
69f34c98	93	* allocation correct.
1da177e4 LT	94	*/
	95	pm_iobase = &pm_dev->resource[PIIXE_IOBASE_RESOURCE];
	96	if (!(pm_iobase->flags & IORESOURCE_IO)) {
	97	pm_iobase->name = "pm iobase";
	98	pm_iobase->start = 0;
	99	pm_iobase->end = 63;
	100	pm_iobase->flags = IORESOURCE_IO;
	101
	102	/* Put the current value in the resource */
	103	pci_read_config_dword(pm_dev, 0x40, &iobase);
	104	iobase &= ~1;
	105	pm_iobase->start += iobase & ~1;
	106	pm_iobase->end += iobase & ~1;
	107
dd8e9ed6 AC	108	pci_dev_put(pm_dev);
dd8e9ed6 AC	109
1da177e4 LT	110	/* Allocate the resource region */
1da177e4 LT	111	if (pci_assign_resource(pm_dev, PIIXE_IOBASE_RESOURCE) != 0) {
dd8e9ed6 AC	112	pci_dev_put(dev);
dd8e9ed6 AC	113	pci_dev_put(pm_dev);
1da177e4 LT	114	printk(KERN_WARNING "Could not allocate pm iobase resource\n");
	115	iounmap(l440gx_map.virt);
	116	return -ENXIO;
	117	}
	118	}
	119	/* Set the iobase */
	120	iobase = pm_iobase->start;
	121	pci_write_config_dword(pm_dev, 0x40, iobase \| 1);
69f34c98	122
1da177e4 LT	123
	124	/* Set XBCS# */
	125	pci_read_config_word(dev, 0x4e, &word);
	126	word \|= 0x4;
	127	pci_write_config_word(dev, 0x4e, word);
	128
	129	/* Supply write voltage to the chip */
	130	l440gx_set_vpp(&l440gx_map, 1);
	131
	132	/* Enable the gate on the WE line */
	133	outb(inb(TRIBUF_PORT) & ~1, TRIBUF_PORT);
69f34c98	134
1da177e4 LT	135	printk(KERN_NOTICE "Enabled WE line to L440GX BIOS flash chip.\n");
	136
	137	mymtd = do_map_probe("jedec_probe", &l440gx_map);
	138	if (!mymtd) {
	139	printk(KERN_NOTICE "JEDEC probe on BIOS chip failed. Using ROM\n");
	140	mymtd = do_map_probe("map_rom", &l440gx_map);
	141	}
	142	if (mymtd) {
	143	mymtd->owner = THIS_MODULE;
	144
ee0e87b1	145	mtd_device_register(mymtd, NULL, 0);
1da177e4 LT	146	return 0;
	147	}
	148
	149	iounmap(l440gx_map.virt);
	150	return -ENXIO;
	151	}
	152
	153	static void __exit cleanup_l440gx(void)
	154	{
ee0e87b1	155	mtd_device_unregister(mymtd);
1da177e4	156	map_destroy(mymtd);
69f34c98	157
1da177e4 LT	158	iounmap(l440gx_map.virt);
	159	}
	160
	161	module_init(init_l440gx);
	162	module_exit(cleanup_l440gx);
	163
	164	MODULE_LICENSE("GPL");
	165	MODULE_AUTHOR("David Woodhouse <dwmw2@infradead.org>");
	166	MODULE_DESCRIPTION("MTD map driver for BIOS chips on Intel L440GX motherboards");