Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* linux/drivers/mtd/nand/s3c2410.c |
2 | * | |
a4f957f1 | 3 | * Copyright (c) 2004,2005 Simtec Electronics |
fdf2fd52 BD |
4 | * http://www.simtec.co.uk/products/SWLINUX/ |
5 | * Ben Dooks <ben@simtec.co.uk> | |
1da177e4 | 6 | * |
a4f957f1 | 7 | * Samsung S3C2410/S3C240 NAND driver |
1da177e4 LT |
8 | * |
9 | * Changelog: | |
10 | * 21-Sep-2004 BJD Initial version | |
11 | * 23-Sep-2004 BJD Mulitple device support | |
12 | * 28-Sep-2004 BJD Fixed ECC placement for Hardware mode | |
13 | * 12-Oct-2004 BJD Fixed errors in use of platform data | |
3e4ef3bb BD |
14 | * 18-Feb-2005 BJD Fix sparse errors |
15 | * 14-Mar-2005 BJD Applied tglx's code reduction patch | |
a4f957f1 BD |
16 | * 02-May-2005 BJD Fixed s3c2440 support |
17 | * 02-May-2005 BJD Reduced hwcontrol decode | |
18 | * 20-Jun-2005 BJD Updated s3c2440 support, fixed timing bug | |
fb8d82a8 | 19 | * 08-Jul-2005 BJD Fix OOPS when no platform data supplied |
cfd320fb | 20 | * 20-Oct-2005 BJD Fix timing calculation bug |
1da177e4 | 21 | * |
61b03bd7 | 22 | * $Id: s3c2410.c,v 1.20 2005/11/07 11:14:31 gleixner Exp $ |
1da177e4 LT |
23 | * |
24 | * This program is free software; you can redistribute it and/or modify | |
25 | * it under the terms of the GNU General Public License as published by | |
26 | * the Free Software Foundation; either version 2 of the License, or | |
27 | * (at your option) any later version. | |
28 | * | |
29 | * This program is distributed in the hope that it will be useful, | |
30 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
31 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
32 | * GNU General Public License for more details. | |
33 | * | |
34 | * You should have received a copy of the GNU General Public License | |
35 | * along with this program; if not, write to the Free Software | |
36 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
37 | */ | |
38 | ||
39 | #include <config/mtd/nand/s3c2410/hwecc.h> | |
40 | #include <config/mtd/nand/s3c2410/debug.h> | |
41 | ||
42 | #ifdef CONFIG_MTD_NAND_S3C2410_DEBUG | |
43 | #define DEBUG | |
44 | #endif | |
45 | ||
46 | #include <linux/module.h> | |
47 | #include <linux/types.h> | |
48 | #include <linux/init.h> | |
49 | #include <linux/kernel.h> | |
50 | #include <linux/string.h> | |
51 | #include <linux/ioport.h> | |
d052d1be | 52 | #include <linux/platform_device.h> |
1da177e4 LT |
53 | #include <linux/delay.h> |
54 | #include <linux/err.h> | |
4e57b681 | 55 | #include <linux/slab.h> |
f8ce2547 | 56 | #include <linux/clk.h> |
1da177e4 LT |
57 | |
58 | #include <linux/mtd/mtd.h> | |
59 | #include <linux/mtd/nand.h> | |
60 | #include <linux/mtd/nand_ecc.h> | |
61 | #include <linux/mtd/partitions.h> | |
62 | ||
63 | #include <asm/io.h> | |
1da177e4 LT |
64 | |
65 | #include <asm/arch/regs-nand.h> | |
66 | #include <asm/arch/nand.h> | |
67 | ||
68 | #define PFX "s3c2410-nand: " | |
69 | ||
70 | #ifdef CONFIG_MTD_NAND_S3C2410_HWECC | |
71 | static int hardware_ecc = 1; | |
72 | #else | |
73 | static int hardware_ecc = 0; | |
74 | #endif | |
75 | ||
76 | /* new oob placement block for use with hardware ecc generation | |
77 | */ | |
78 | ||
5bd34c09 | 79 | static struct nand_ecclayout nand_hw_eccoob = { |
e0c7d767 DW |
80 | .eccbytes = 3, |
81 | .eccpos = {0, 1, 2}, | |
82 | .oobfree = {{8, 8}} | |
1da177e4 LT |
83 | }; |
84 | ||
85 | /* controller and mtd information */ | |
86 | ||
87 | struct s3c2410_nand_info; | |
88 | ||
89 | struct s3c2410_nand_mtd { | |
90 | struct mtd_info mtd; | |
91 | struct nand_chip chip; | |
92 | struct s3c2410_nand_set *set; | |
93 | struct s3c2410_nand_info *info; | |
94 | int scan_res; | |
95 | }; | |
96 | ||
97 | /* overview of the s3c2410 nand state */ | |
98 | ||
99 | struct s3c2410_nand_info { | |
100 | /* mtd info */ | |
101 | struct nand_hw_control controller; | |
102 | struct s3c2410_nand_mtd *mtds; | |
103 | struct s3c2410_platform_nand *platform; | |
104 | ||
105 | /* device info */ | |
106 | struct device *device; | |
107 | struct resource *area; | |
108 | struct clk *clk; | |
fdf2fd52 | 109 | void __iomem *regs; |
1da177e4 | 110 | int mtd_count; |
a4f957f1 BD |
111 | |
112 | unsigned char is_s3c2440; | |
1da177e4 LT |
113 | }; |
114 | ||
115 | /* conversion functions */ | |
116 | ||
117 | static struct s3c2410_nand_mtd *s3c2410_nand_mtd_toours(struct mtd_info *mtd) | |
118 | { | |
119 | return container_of(mtd, struct s3c2410_nand_mtd, mtd); | |
120 | } | |
121 | ||
122 | static struct s3c2410_nand_info *s3c2410_nand_mtd_toinfo(struct mtd_info *mtd) | |
123 | { | |
124 | return s3c2410_nand_mtd_toours(mtd)->info; | |
125 | } | |
126 | ||
3ae5eaec | 127 | static struct s3c2410_nand_info *to_nand_info(struct platform_device *dev) |
1da177e4 | 128 | { |
3ae5eaec | 129 | return platform_get_drvdata(dev); |
1da177e4 LT |
130 | } |
131 | ||
3ae5eaec | 132 | static struct s3c2410_platform_nand *to_nand_plat(struct platform_device *dev) |
1da177e4 | 133 | { |
3ae5eaec | 134 | return dev->dev.platform_data; |
1da177e4 LT |
135 | } |
136 | ||
137 | /* timing calculations */ | |
138 | ||
cfd320fb | 139 | #define NS_IN_KHZ 1000000 |
1da177e4 LT |
140 | |
141 | static int s3c2410_nand_calc_rate(int wanted, unsigned long clk, int max) | |
142 | { | |
143 | int result; | |
144 | ||
cfd320fb | 145 | result = (wanted * clk) / NS_IN_KHZ; |
1da177e4 LT |
146 | result++; |
147 | ||
148 | pr_debug("result %d from %ld, %d\n", result, clk, wanted); | |
149 | ||
150 | if (result > max) { | |
e0c7d767 | 151 | printk("%d ns is too big for current clock rate %ld\n", wanted, clk); |
1da177e4 LT |
152 | return -1; |
153 | } | |
154 | ||
155 | if (result < 1) | |
156 | result = 1; | |
157 | ||
158 | return result; | |
159 | } | |
160 | ||
cfd320fb | 161 | #define to_ns(ticks,clk) (((ticks) * NS_IN_KHZ) / (unsigned int)(clk)) |
1da177e4 LT |
162 | |
163 | /* controller setup */ | |
164 | ||
e0c7d767 | 165 | static int s3c2410_nand_inithw(struct s3c2410_nand_info *info, struct platform_device *pdev) |
1da177e4 | 166 | { |
3ae5eaec | 167 | struct s3c2410_platform_nand *plat = to_nand_plat(pdev); |
1da177e4 | 168 | unsigned long clkrate = clk_get_rate(info->clk); |
cfd320fb | 169 | int tacls, twrph0, twrph1; |
1da177e4 LT |
170 | unsigned long cfg; |
171 | ||
172 | /* calculate the timing information for the controller */ | |
173 | ||
cfd320fb BD |
174 | clkrate /= 1000; /* turn clock into kHz for ease of use */ |
175 | ||
1da177e4 | 176 | if (plat != NULL) { |
e0c7d767 | 177 | tacls = s3c2410_nand_calc_rate(plat->tacls, clkrate, 4); |
1da177e4 LT |
178 | twrph0 = s3c2410_nand_calc_rate(plat->twrph0, clkrate, 8); |
179 | twrph1 = s3c2410_nand_calc_rate(plat->twrph1, clkrate, 8); | |
180 | } else { | |
181 | /* default timings */ | |
a4f957f1 | 182 | tacls = 4; |
1da177e4 LT |
183 | twrph0 = 8; |
184 | twrph1 = 8; | |
185 | } | |
61b03bd7 | 186 | |
1da177e4 LT |
187 | if (tacls < 0 || twrph0 < 0 || twrph1 < 0) { |
188 | printk(KERN_ERR PFX "cannot get timings suitable for board\n"); | |
189 | return -EINVAL; | |
190 | } | |
191 | ||
cfd320fb | 192 | printk(KERN_INFO PFX "Tacls=%d, %dns Twrph0=%d %dns, Twrph1=%d %dns\n", |
e0c7d767 | 193 | tacls, to_ns(tacls, clkrate), twrph0, to_ns(twrph0, clkrate), twrph1, to_ns(twrph1, clkrate)); |
1da177e4 | 194 | |
a4f957f1 | 195 | if (!info->is_s3c2440) { |
e0c7d767 DW |
196 | cfg = S3C2410_NFCONF_EN; |
197 | cfg |= S3C2410_NFCONF_TACLS(tacls - 1); | |
198 | cfg |= S3C2410_NFCONF_TWRPH0(twrph0 - 1); | |
199 | cfg |= S3C2410_NFCONF_TWRPH1(twrph1 - 1); | |
a4f957f1 | 200 | } else { |
e0c7d767 DW |
201 | cfg = S3C2440_NFCONF_TACLS(tacls - 1); |
202 | cfg |= S3C2440_NFCONF_TWRPH0(twrph0 - 1); | |
203 | cfg |= S3C2440_NFCONF_TWRPH1(twrph1 - 1); | |
a4f957f1 | 204 | } |
1da177e4 LT |
205 | |
206 | pr_debug(PFX "NF_CONF is 0x%lx\n", cfg); | |
207 | ||
208 | writel(cfg, info->regs + S3C2410_NFCONF); | |
209 | return 0; | |
210 | } | |
211 | ||
212 | /* select chip */ | |
213 | ||
214 | static void s3c2410_nand_select_chip(struct mtd_info *mtd, int chip) | |
215 | { | |
216 | struct s3c2410_nand_info *info; | |
61b03bd7 | 217 | struct s3c2410_nand_mtd *nmtd; |
1da177e4 | 218 | struct nand_chip *this = mtd->priv; |
a4f957f1 | 219 | void __iomem *reg; |
1da177e4 | 220 | unsigned long cur; |
a4f957f1 | 221 | unsigned long bit; |
1da177e4 LT |
222 | |
223 | nmtd = this->priv; | |
224 | info = nmtd->info; | |
225 | ||
a4f957f1 | 226 | bit = (info->is_s3c2440) ? S3C2440_NFCONT_nFCE : S3C2410_NFCONF_nFCE; |
e0c7d767 | 227 | reg = info->regs + ((info->is_s3c2440) ? S3C2440_NFCONT : S3C2410_NFCONF); |
a4f957f1 BD |
228 | |
229 | cur = readl(reg); | |
1da177e4 LT |
230 | |
231 | if (chip == -1) { | |
a4f957f1 | 232 | cur |= bit; |
1da177e4 | 233 | } else { |
fb8d82a8 | 234 | if (nmtd->set != NULL && chip > nmtd->set->nr_chips) { |
1da177e4 LT |
235 | printk(KERN_ERR PFX "chip %d out of range\n", chip); |
236 | return; | |
237 | } | |
238 | ||
239 | if (info->platform != NULL) { | |
240 | if (info->platform->select_chip != NULL) | |
e0c7d767 | 241 | (info->platform->select_chip) (nmtd->set, chip); |
1da177e4 LT |
242 | } |
243 | ||
a4f957f1 | 244 | cur &= ~bit; |
1da177e4 LT |
245 | } |
246 | ||
a4f957f1 | 247 | writel(cur, reg); |
1da177e4 LT |
248 | } |
249 | ||
61b03bd7 | 250 | /* command and control functions |
a4f957f1 BD |
251 | * |
252 | * Note, these all use tglx's method of changing the IO_ADDR_W field | |
253 | * to make the code simpler, and use the nand layer's code to issue the | |
254 | * command and address sequences via the proper IO ports. | |
255 | * | |
256 | */ | |
1da177e4 | 257 | |
7abd3ef9 TG |
258 | static void s3c2410_nand_hwcontrol(struct mtd_info *mtd, int cmd, |
259 | unsigend int ctrl) | |
1da177e4 LT |
260 | { |
261 | struct s3c2410_nand_info *info = s3c2410_nand_mtd_toinfo(mtd); | |
3e4ef3bb | 262 | struct nand_chip *chip = mtd->priv; |
1da177e4 | 263 | |
7abd3ef9 TG |
264 | if (cmd == NAND_CMD_NONE) |
265 | return; | |
266 | ||
267 | if (cmd & NAND_CLE) | |
268 | writeb(cmd, info->regs + S3C2410_NFCMD); | |
269 | else | |
270 | writeb(cmd, info->regs + S3C2410_NFADDR); | |
a4f957f1 BD |
271 | } |
272 | ||
273 | /* command and control functions */ | |
274 | ||
7abd3ef9 TG |
275 | static void s3c2410_nand_hwcontrol(struct mtd_info *mtd, int cmd, |
276 | unsigend int ctrl) | |
a4f957f1 BD |
277 | { |
278 | struct s3c2410_nand_info *info = s3c2410_nand_mtd_toinfo(mtd); | |
279 | struct nand_chip *chip = mtd->priv; | |
1da177e4 | 280 | |
7abd3ef9 TG |
281 | if (cmd == NAND_CMD_NONE) |
282 | return; | |
283 | ||
284 | if (cmd & NAND_CLE) | |
285 | writeb(cmd, info->regs + S3C2440_NFCMD); | |
286 | else | |
287 | writeb(cmd, info->regs + S3C2440_NFADDR); | |
1da177e4 LT |
288 | } |
289 | ||
1da177e4 LT |
290 | /* s3c2410_nand_devready() |
291 | * | |
292 | * returns 0 if the nand is busy, 1 if it is ready | |
293 | */ | |
294 | ||
295 | static int s3c2410_nand_devready(struct mtd_info *mtd) | |
296 | { | |
297 | struct s3c2410_nand_info *info = s3c2410_nand_mtd_toinfo(mtd); | |
61b03bd7 | 298 | |
a4f957f1 BD |
299 | if (info->is_s3c2440) |
300 | return readb(info->regs + S3C2440_NFSTAT) & S3C2440_NFSTAT_READY; | |
1da177e4 LT |
301 | return readb(info->regs + S3C2410_NFSTAT) & S3C2410_NFSTAT_BUSY; |
302 | } | |
303 | ||
304 | /* ECC handling functions */ | |
305 | ||
e0c7d767 | 306 | static int s3c2410_nand_correct_data(struct mtd_info *mtd, u_char *dat, u_char *read_ecc, u_char *calc_ecc) |
1da177e4 | 307 | { |
e0c7d767 | 308 | pr_debug("s3c2410_nand_correct_data(%p,%p,%p,%p)\n", mtd, dat, read_ecc, calc_ecc); |
1da177e4 LT |
309 | |
310 | pr_debug("eccs: read %02x,%02x,%02x vs calc %02x,%02x,%02x\n", | |
e0c7d767 | 311 | read_ecc[0], read_ecc[1], read_ecc[2], calc_ecc[0], calc_ecc[1], calc_ecc[2]); |
1da177e4 | 312 | |
e0c7d767 | 313 | if (read_ecc[0] == calc_ecc[0] && read_ecc[1] == calc_ecc[1] && read_ecc[2] == calc_ecc[2]) |
1da177e4 LT |
314 | return 0; |
315 | ||
316 | /* we curently have no method for correcting the error */ | |
317 | ||
318 | return -1; | |
319 | } | |
320 | ||
a4f957f1 BD |
321 | /* ECC functions |
322 | * | |
323 | * These allow the s3c2410 and s3c2440 to use the controller's ECC | |
324 | * generator block to ECC the data as it passes through] | |
325 | */ | |
326 | ||
1da177e4 LT |
327 | static void s3c2410_nand_enable_hwecc(struct mtd_info *mtd, int mode) |
328 | { | |
329 | struct s3c2410_nand_info *info = s3c2410_nand_mtd_toinfo(mtd); | |
330 | unsigned long ctrl; | |
331 | ||
332 | ctrl = readl(info->regs + S3C2410_NFCONF); | |
333 | ctrl |= S3C2410_NFCONF_INITECC; | |
334 | writel(ctrl, info->regs + S3C2410_NFCONF); | |
335 | } | |
336 | ||
a4f957f1 BD |
337 | static void s3c2440_nand_enable_hwecc(struct mtd_info *mtd, int mode) |
338 | { | |
339 | struct s3c2410_nand_info *info = s3c2410_nand_mtd_toinfo(mtd); | |
340 | unsigned long ctrl; | |
341 | ||
342 | ctrl = readl(info->regs + S3C2440_NFCONT); | |
343 | writel(ctrl | S3C2440_NFCONT_INITECC, info->regs + S3C2440_NFCONT); | |
344 | } | |
345 | ||
e0c7d767 | 346 | static int s3c2410_nand_calculate_ecc(struct mtd_info *mtd, const u_char *dat, u_char *ecc_code) |
1da177e4 LT |
347 | { |
348 | struct s3c2410_nand_info *info = s3c2410_nand_mtd_toinfo(mtd); | |
349 | ||
350 | ecc_code[0] = readb(info->regs + S3C2410_NFECC + 0); | |
351 | ecc_code[1] = readb(info->regs + S3C2410_NFECC + 1); | |
352 | ecc_code[2] = readb(info->regs + S3C2410_NFECC + 2); | |
353 | ||
e0c7d767 | 354 | pr_debug("calculate_ecc: returning ecc %02x,%02x,%02x\n", ecc_code[0], ecc_code[1], ecc_code[2]); |
1da177e4 LT |
355 | |
356 | return 0; | |
357 | } | |
358 | ||
e0c7d767 | 359 | static int s3c2440_nand_calculate_ecc(struct mtd_info *mtd, const u_char *dat, u_char *ecc_code) |
a4f957f1 BD |
360 | { |
361 | struct s3c2410_nand_info *info = s3c2410_nand_mtd_toinfo(mtd); | |
362 | unsigned long ecc = readl(info->regs + S3C2440_NFMECC0); | |
363 | ||
364 | ecc_code[0] = ecc; | |
365 | ecc_code[1] = ecc >> 8; | |
366 | ecc_code[2] = ecc >> 16; | |
367 | ||
e0c7d767 | 368 | pr_debug("calculate_ecc: returning ecc %02x,%02x,%02x\n", ecc_code[0], ecc_code[1], ecc_code[2]); |
a4f957f1 BD |
369 | |
370 | return 0; | |
371 | } | |
372 | ||
a4f957f1 BD |
373 | /* over-ride the standard functions for a little more speed. We can |
374 | * use read/write block to move the data buffers to/from the controller | |
375 | */ | |
1da177e4 LT |
376 | |
377 | static void s3c2410_nand_read_buf(struct mtd_info *mtd, u_char *buf, int len) | |
378 | { | |
379 | struct nand_chip *this = mtd->priv; | |
380 | readsb(this->IO_ADDR_R, buf, len); | |
381 | } | |
382 | ||
e0c7d767 | 383 | static void s3c2410_nand_write_buf(struct mtd_info *mtd, const u_char *buf, int len) |
1da177e4 LT |
384 | { |
385 | struct nand_chip *this = mtd->priv; | |
386 | writesb(this->IO_ADDR_W, buf, len); | |
387 | } | |
388 | ||
389 | /* device management functions */ | |
390 | ||
3ae5eaec | 391 | static int s3c2410_nand_remove(struct platform_device *pdev) |
1da177e4 | 392 | { |
3ae5eaec | 393 | struct s3c2410_nand_info *info = to_nand_info(pdev); |
1da177e4 | 394 | |
3ae5eaec | 395 | platform_set_drvdata(pdev, NULL); |
1da177e4 | 396 | |
61b03bd7 | 397 | if (info == NULL) |
1da177e4 LT |
398 | return 0; |
399 | ||
400 | /* first thing we need to do is release all our mtds | |
401 | * and their partitions, then go through freeing the | |
61b03bd7 | 402 | * resources used |
1da177e4 | 403 | */ |
61b03bd7 | 404 | |
1da177e4 LT |
405 | if (info->mtds != NULL) { |
406 | struct s3c2410_nand_mtd *ptr = info->mtds; | |
407 | int mtdno; | |
408 | ||
409 | for (mtdno = 0; mtdno < info->mtd_count; mtdno++, ptr++) { | |
410 | pr_debug("releasing mtd %d (%p)\n", mtdno, ptr); | |
411 | nand_release(&ptr->mtd); | |
412 | } | |
413 | ||
414 | kfree(info->mtds); | |
415 | } | |
416 | ||
417 | /* free the common resources */ | |
418 | ||
419 | if (info->clk != NULL && !IS_ERR(info->clk)) { | |
420 | clk_disable(info->clk); | |
1da177e4 LT |
421 | clk_put(info->clk); |
422 | } | |
423 | ||
424 | if (info->regs != NULL) { | |
425 | iounmap(info->regs); | |
426 | info->regs = NULL; | |
427 | } | |
428 | ||
429 | if (info->area != NULL) { | |
430 | release_resource(info->area); | |
431 | kfree(info->area); | |
432 | info->area = NULL; | |
433 | } | |
434 | ||
435 | kfree(info); | |
436 | ||
437 | return 0; | |
438 | } | |
439 | ||
440 | #ifdef CONFIG_MTD_PARTITIONS | |
441 | static int s3c2410_nand_add_partition(struct s3c2410_nand_info *info, | |
442 | struct s3c2410_nand_mtd *mtd, | |
443 | struct s3c2410_nand_set *set) | |
444 | { | |
445 | if (set == NULL) | |
446 | return add_mtd_device(&mtd->mtd); | |
447 | ||
448 | if (set->nr_partitions > 0 && set->partitions != NULL) { | |
e0c7d767 | 449 | return add_mtd_partitions(&mtd->mtd, set->partitions, set->nr_partitions); |
1da177e4 LT |
450 | } |
451 | ||
452 | return add_mtd_device(&mtd->mtd); | |
453 | } | |
454 | #else | |
455 | static int s3c2410_nand_add_partition(struct s3c2410_nand_info *info, | |
456 | struct s3c2410_nand_mtd *mtd, | |
457 | struct s3c2410_nand_set *set) | |
458 | { | |
459 | return add_mtd_device(&mtd->mtd); | |
460 | } | |
461 | #endif | |
462 | ||
463 | /* s3c2410_nand_init_chip | |
464 | * | |
61b03bd7 | 465 | * init a single instance of an chip |
1da177e4 LT |
466 | */ |
467 | ||
468 | static void s3c2410_nand_init_chip(struct s3c2410_nand_info *info, | |
469 | struct s3c2410_nand_mtd *nmtd, | |
470 | struct s3c2410_nand_set *set) | |
471 | { | |
472 | struct nand_chip *chip = &nmtd->chip; | |
473 | ||
fdf2fd52 BD |
474 | chip->IO_ADDR_R = info->regs + S3C2410_NFDATA; |
475 | chip->IO_ADDR_W = info->regs + S3C2410_NFDATA; | |
7abd3ef9 | 476 | chip->cmd_ctrl = s3c2410_nand_hwcontrol; |
1da177e4 | 477 | chip->dev_ready = s3c2410_nand_devready; |
1da177e4 LT |
478 | chip->write_buf = s3c2410_nand_write_buf; |
479 | chip->read_buf = s3c2410_nand_read_buf; | |
480 | chip->select_chip = s3c2410_nand_select_chip; | |
481 | chip->chip_delay = 50; | |
482 | chip->priv = nmtd; | |
483 | chip->options = 0; | |
484 | chip->controller = &info->controller; | |
485 | ||
a4f957f1 BD |
486 | if (info->is_s3c2440) { |
487 | chip->IO_ADDR_R = info->regs + S3C2440_NFDATA; | |
488 | chip->IO_ADDR_W = info->regs + S3C2440_NFDATA; | |
7abd3ef9 | 489 | chip->cmd_ctrl = s3c2440_nand_hwcontrol; |
a4f957f1 BD |
490 | } |
491 | ||
1da177e4 LT |
492 | nmtd->info = info; |
493 | nmtd->mtd.priv = chip; | |
552d9205 | 494 | nmtd->mtd.owner = THIS_MODULE; |
1da177e4 LT |
495 | nmtd->set = set; |
496 | ||
497 | if (hardware_ecc) { | |
6dfc6d25 TG |
498 | chip->ecc.correct = s3c2410_nand_correct_data; |
499 | chip->ecc.hwctl = s3c2410_nand_enable_hwecc; | |
500 | chip->ecc.calculate = s3c2410_nand_calculate_ecc; | |
501 | chip->ecc.mode = NAND_ECC_HW; | |
502 | chip->ecc.size = 512; | |
503 | chip->ecc.bytes = 3; | |
5bd34c09 | 504 | chip->ecc.layout = &nand_hw_eccoob; |
a4f957f1 BD |
505 | |
506 | if (info->is_s3c2440) { | |
6dfc6d25 TG |
507 | chip->ecc.hwctl = s3c2440_nand_enable_hwecc; |
508 | chip->ecc.calculate = s3c2440_nand_calculate_ecc; | |
a4f957f1 | 509 | } |
1da177e4 | 510 | } else { |
6dfc6d25 | 511 | chip->ecc.mode = NAND_ECC_SOFT; |
1da177e4 LT |
512 | } |
513 | } | |
514 | ||
515 | /* s3c2410_nand_probe | |
516 | * | |
517 | * called by device layer when it finds a device matching | |
518 | * one our driver can handled. This code checks to see if | |
519 | * it can allocate all necessary resources then calls the | |
520 | * nand layer to look for devices | |
521 | */ | |
522 | ||
3ae5eaec | 523 | static int s3c24xx_nand_probe(struct platform_device *pdev, int is_s3c2440) |
1da177e4 | 524 | { |
3ae5eaec | 525 | struct s3c2410_platform_nand *plat = to_nand_plat(pdev); |
1da177e4 LT |
526 | struct s3c2410_nand_info *info; |
527 | struct s3c2410_nand_mtd *nmtd; | |
528 | struct s3c2410_nand_set *sets; | |
529 | struct resource *res; | |
530 | int err = 0; | |
531 | int size; | |
532 | int nr_sets; | |
533 | int setno; | |
534 | ||
3ae5eaec | 535 | pr_debug("s3c2410_nand_probe(%p)\n", pdev); |
1da177e4 LT |
536 | |
537 | info = kmalloc(sizeof(*info), GFP_KERNEL); | |
538 | if (info == NULL) { | |
3ae5eaec | 539 | dev_err(&pdev->dev, "no memory for flash info\n"); |
1da177e4 LT |
540 | err = -ENOMEM; |
541 | goto exit_error; | |
542 | } | |
543 | ||
544 | memzero(info, sizeof(*info)); | |
3ae5eaec | 545 | platform_set_drvdata(pdev, info); |
1da177e4 LT |
546 | |
547 | spin_lock_init(&info->controller.lock); | |
a4f957f1 | 548 | init_waitqueue_head(&info->controller.wq); |
1da177e4 LT |
549 | |
550 | /* get the clock source and enable it */ | |
551 | ||
3ae5eaec | 552 | info->clk = clk_get(&pdev->dev, "nand"); |
1da177e4 | 553 | if (IS_ERR(info->clk)) { |
3ae5eaec | 554 | dev_err(&pdev->dev, "failed to get clock"); |
1da177e4 LT |
555 | err = -ENOENT; |
556 | goto exit_error; | |
557 | } | |
558 | ||
1da177e4 LT |
559 | clk_enable(info->clk); |
560 | ||
561 | /* allocate and map the resource */ | |
562 | ||
a4f957f1 BD |
563 | /* currently we assume we have the one resource */ |
564 | res = pdev->resource; | |
1da177e4 LT |
565 | size = res->end - res->start + 1; |
566 | ||
567 | info->area = request_mem_region(res->start, size, pdev->name); | |
568 | ||
569 | if (info->area == NULL) { | |
3ae5eaec | 570 | dev_err(&pdev->dev, "cannot reserve register region\n"); |
1da177e4 LT |
571 | err = -ENOENT; |
572 | goto exit_error; | |
573 | } | |
574 | ||
3ae5eaec | 575 | info->device = &pdev->dev; |
a4f957f1 BD |
576 | info->platform = plat; |
577 | info->regs = ioremap(res->start, size); | |
578 | info->is_s3c2440 = is_s3c2440; | |
1da177e4 LT |
579 | |
580 | if (info->regs == NULL) { | |
3ae5eaec | 581 | dev_err(&pdev->dev, "cannot reserve register region\n"); |
1da177e4 LT |
582 | err = -EIO; |
583 | goto exit_error; | |
61b03bd7 | 584 | } |
1da177e4 | 585 | |
3ae5eaec | 586 | dev_dbg(&pdev->dev, "mapped registers at %p\n", info->regs); |
1da177e4 LT |
587 | |
588 | /* initialise the hardware */ | |
589 | ||
3ae5eaec | 590 | err = s3c2410_nand_inithw(info, pdev); |
1da177e4 LT |
591 | if (err != 0) |
592 | goto exit_error; | |
593 | ||
594 | sets = (plat != NULL) ? plat->sets : NULL; | |
595 | nr_sets = (plat != NULL) ? plat->nr_sets : 1; | |
596 | ||
597 | info->mtd_count = nr_sets; | |
598 | ||
599 | /* allocate our information */ | |
600 | ||
601 | size = nr_sets * sizeof(*info->mtds); | |
602 | info->mtds = kmalloc(size, GFP_KERNEL); | |
603 | if (info->mtds == NULL) { | |
3ae5eaec | 604 | dev_err(&pdev->dev, "failed to allocate mtd storage\n"); |
1da177e4 LT |
605 | err = -ENOMEM; |
606 | goto exit_error; | |
607 | } | |
608 | ||
609 | memzero(info->mtds, size); | |
610 | ||
611 | /* initialise all possible chips */ | |
612 | ||
613 | nmtd = info->mtds; | |
614 | ||
615 | for (setno = 0; setno < nr_sets; setno++, nmtd++) { | |
e0c7d767 | 616 | pr_debug("initialising set %d (%p, info %p)\n", setno, nmtd, info); |
61b03bd7 | 617 | |
1da177e4 LT |
618 | s3c2410_nand_init_chip(info, nmtd, sets); |
619 | ||
e0c7d767 | 620 | nmtd->scan_res = nand_scan(&nmtd->mtd, (sets) ? sets->nr_chips : 1); |
1da177e4 LT |
621 | |
622 | if (nmtd->scan_res == 0) { | |
623 | s3c2410_nand_add_partition(info, nmtd, sets); | |
624 | } | |
625 | ||
626 | if (sets != NULL) | |
627 | sets++; | |
628 | } | |
61b03bd7 | 629 | |
1da177e4 LT |
630 | pr_debug("initialised ok\n"); |
631 | return 0; | |
632 | ||
633 | exit_error: | |
3ae5eaec | 634 | s3c2410_nand_remove(pdev); |
1da177e4 LT |
635 | |
636 | if (err == 0) | |
637 | err = -EINVAL; | |
638 | return err; | |
639 | } | |
640 | ||
a4f957f1 BD |
641 | /* driver device registration */ |
642 | ||
3ae5eaec | 643 | static int s3c2410_nand_probe(struct platform_device *dev) |
a4f957f1 BD |
644 | { |
645 | return s3c24xx_nand_probe(dev, 0); | |
646 | } | |
647 | ||
3ae5eaec | 648 | static int s3c2440_nand_probe(struct platform_device *dev) |
a4f957f1 BD |
649 | { |
650 | return s3c24xx_nand_probe(dev, 1); | |
651 | } | |
652 | ||
3ae5eaec | 653 | static struct platform_driver s3c2410_nand_driver = { |
1da177e4 LT |
654 | .probe = s3c2410_nand_probe, |
655 | .remove = s3c2410_nand_remove, | |
3ae5eaec RK |
656 | .driver = { |
657 | .name = "s3c2410-nand", | |
658 | .owner = THIS_MODULE, | |
659 | }, | |
1da177e4 LT |
660 | }; |
661 | ||
3ae5eaec | 662 | static struct platform_driver s3c2440_nand_driver = { |
a4f957f1 BD |
663 | .probe = s3c2440_nand_probe, |
664 | .remove = s3c2410_nand_remove, | |
3ae5eaec RK |
665 | .driver = { |
666 | .name = "s3c2440-nand", | |
667 | .owner = THIS_MODULE, | |
668 | }, | |
a4f957f1 BD |
669 | }; |
670 | ||
1da177e4 LT |
671 | static int __init s3c2410_nand_init(void) |
672 | { | |
a4f957f1 BD |
673 | printk("S3C24XX NAND Driver, (c) 2004 Simtec Electronics\n"); |
674 | ||
3ae5eaec RK |
675 | platform_driver_register(&s3c2440_nand_driver); |
676 | return platform_driver_register(&s3c2410_nand_driver); | |
1da177e4 LT |
677 | } |
678 | ||
679 | static void __exit s3c2410_nand_exit(void) | |
680 | { | |
3ae5eaec RK |
681 | platform_driver_unregister(&s3c2440_nand_driver); |
682 | platform_driver_unregister(&s3c2410_nand_driver); | |
1da177e4 LT |
683 | } |
684 | ||
685 | module_init(s3c2410_nand_init); | |
686 | module_exit(s3c2410_nand_exit); | |
687 | ||
688 | MODULE_LICENSE("GPL"); | |
689 | MODULE_AUTHOR("Ben Dooks <ben@simtec.co.uk>"); | |
a4f957f1 | 690 | MODULE_DESCRIPTION("S3C24XX MTD NAND driver"); |