parport: remove superfluous local variable
[deliverable/linux.git] / drivers / net / au1000_eth.c
CommitLineData
1da177e4
LT
1/*
2 *
3 * Alchemy Au1x00 ethernet driver
4 *
89be0501 5 * Copyright 2001-2003, 2006 MontaVista Software Inc.
1da177e4
LT
6 * Copyright 2002 TimeSys Corp.
7 * Added ethtool/mii-tool support,
8 * Copyright 2004 Matt Porter <mporter@kernel.crashing.org>
6aa20a22
JG
9 * Update: 2004 Bjoern Riemer, riemer@fokus.fraunhofer.de
10 * or riemer@riemer-nt.de: fixed the link beat detection with
1da177e4 11 * ioctls (SIOCGMIIPHY)
0638dec0
HVR
12 * Copyright 2006 Herbert Valerio Riedel <hvr@gnu.org>
13 * converted to use linux-2.6.x's PHY framework
14 *
1da177e4
LT
15 * Author: MontaVista Software, Inc.
16 * ppopov@mvista.com or source@mvista.com
17 *
18 * ########################################################################
19 *
20 * This program is free software; you can distribute it and/or modify it
21 * under the terms of the GNU General Public License (Version 2) as
22 * published by the Free Software Foundation.
23 *
24 * This program is distributed in the hope it will be useful, but WITHOUT
25 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
26 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
27 * for more details.
28 *
29 * You should have received a copy of the GNU General Public License along
30 * with this program; if not, write to the Free Software Foundation, Inc.,
31 * 59 Temple Place - Suite 330, Boston MA 02111-1307, USA.
32 *
33 * ########################################################################
34 *
6aa20a22 35 *
1da177e4 36 */
d791c2bd 37#include <linux/dma-mapping.h>
1da177e4
LT
38#include <linux/module.h>
39#include <linux/kernel.h>
1da177e4
LT
40#include <linux/string.h>
41#include <linux/timer.h>
42#include <linux/errno.h>
43#include <linux/in.h>
44#include <linux/ioport.h>
45#include <linux/bitops.h>
46#include <linux/slab.h>
47#include <linux/interrupt.h>
1da177e4
LT
48#include <linux/init.h>
49#include <linux/netdevice.h>
50#include <linux/etherdevice.h>
51#include <linux/ethtool.h>
52#include <linux/mii.h>
53#include <linux/skbuff.h>
54#include <linux/delay.h>
8cd35da0 55#include <linux/crc32.h>
0638dec0 56#include <linux/phy.h>
25b31cb1
YY
57
58#include <asm/cpu.h>
1da177e4
LT
59#include <asm/mipsregs.h>
60#include <asm/irq.h>
61#include <asm/io.h>
62#include <asm/processor.h>
63
25b31cb1
YY
64#include <au1000.h>
65#include <prom.h>
66
1da177e4
LT
67#include "au1000_eth.h"
68
69#ifdef AU1000_ETH_DEBUG
70static int au1000_debug = 5;
71#else
72static int au1000_debug = 3;
73#endif
74
89be0501 75#define DRV_NAME "au1000_eth"
d5b20697 76#define DRV_VERSION "1.6"
1da177e4
LT
77#define DRV_AUTHOR "Pete Popov <ppopov@embeddedalley.com>"
78#define DRV_DESC "Au1xxx on-chip Ethernet driver"
79
80MODULE_AUTHOR(DRV_AUTHOR);
81MODULE_DESCRIPTION(DRV_DESC);
82MODULE_LICENSE("GPL");
83
84// prototypes
85static void hard_stop(struct net_device *);
86static void enable_rx_tx(struct net_device *dev);
89be0501 87static struct net_device * au1000_probe(int port_num);
1da177e4
LT
88static int au1000_init(struct net_device *);
89static int au1000_open(struct net_device *);
90static int au1000_close(struct net_device *);
91static int au1000_tx(struct sk_buff *, struct net_device *);
92static int au1000_rx(struct net_device *);
7d12e780 93static irqreturn_t au1000_interrupt(int, void *);
1da177e4 94static void au1000_tx_timeout(struct net_device *);
1da177e4 95static void set_rx_mode(struct net_device *);
1da177e4
LT
96static int au1000_ioctl(struct net_device *, struct ifreq *, int);
97static int mdio_read(struct net_device *, int, int);
98static void mdio_write(struct net_device *, int, int, u16);
0638dec0
HVR
99static void au1000_adjust_link(struct net_device *);
100static void enable_mac(struct net_device *, int);
1da177e4 101
1da177e4
LT
102/*
103 * Theory of operation
104 *
6aa20a22
JG
105 * The Au1000 MACs use a simple rx and tx descriptor ring scheme.
106 * There are four receive and four transmit descriptors. These
107 * descriptors are not in memory; rather, they are just a set of
1da177e4
LT
108 * hardware registers.
109 *
110 * Since the Au1000 has a coherent data cache, the receive and
6aa20a22 111 * transmit buffers are allocated from the KSEG0 segment. The
1da177e4
LT
112 * hardware registers, however, are still mapped at KSEG1 to
113 * make sure there's no out-of-order writes, and that all writes
114 * complete immediately.
115 */
116
117/* These addresses are only used if yamon doesn't tell us what
118 * the mac address is, and the mac address is not passed on the
119 * command line.
120 */
6aa20a22 121static unsigned char au1000_mac_addr[6] __devinitdata = {
1da177e4
LT
122 0x00, 0x50, 0xc2, 0x0c, 0x30, 0x00
123};
124
1da177e4
LT
125struct au1000_private *au_macs[NUM_ETH_INTERFACES];
126
0638dec0
HVR
127/*
128 * board-specific configurations
129 *
130 * PHY detection algorithm
131 *
132 * If AU1XXX_PHY_STATIC_CONFIG is undefined, the PHY setup is
133 * autodetected:
134 *
135 * mii_probe() first searches the current MAC's MII bus for a PHY,
136 * selecting the first (or last, if AU1XXX_PHY_SEARCH_HIGHEST_ADDR is
137 * defined) PHY address not already claimed by another netdev.
138 *
139 * If nothing was found that way when searching for the 2nd ethernet
140 * controller's PHY and AU1XXX_PHY1_SEARCH_ON_MAC0 is defined, then
141 * the first MII bus is searched as well for an unclaimed PHY; this is
142 * needed in case of a dual-PHY accessible only through the MAC0's MII
143 * bus.
144 *
145 * Finally, if no PHY is found, then the corresponding ethernet
146 * controller is not registered to the network subsystem.
1da177e4
LT
147 */
148
0638dec0
HVR
149/* autodetection defaults */
150#undef AU1XXX_PHY_SEARCH_HIGHEST_ADDR
151#define AU1XXX_PHY1_SEARCH_ON_MAC0
1da177e4 152
0638dec0
HVR
153/* static PHY setup
154 *
155 * most boards PHY setup should be detectable properly with the
156 * autodetection algorithm in mii_probe(), but in some cases (e.g. if
157 * you have a switch attached, or want to use the PHY's interrupt
158 * notification capabilities) you can provide a static PHY
159 * configuration here
160 *
161 * IRQs may only be set, if a PHY address was configured
162 * If a PHY address is given, also a bus id is required to be set
163 *
164 * ps: make sure the used irqs are configured properly in the board
165 * specific irq-map
166 */
1da177e4 167
0638dec0
HVR
168#if defined(CONFIG_MIPS_BOSPORUS)
169/*
170 * Micrel/Kendin 5 port switch attached to MAC0,
171 * MAC0 is associated with PHY address 5 (== WAN port)
172 * MAC1 is not associated with any PHY, since it's connected directly
173 * to the switch.
174 * no interrupts are used
175 */
176# define AU1XXX_PHY_STATIC_CONFIG
1da177e4 177
0638dec0
HVR
178# define AU1XXX_PHY0_ADDR 5
179# define AU1XXX_PHY0_BUSID 0
180# undef AU1XXX_PHY0_IRQ
1da177e4 181
0638dec0
HVR
182# undef AU1XXX_PHY1_ADDR
183# undef AU1XXX_PHY1_BUSID
184# undef AU1XXX_PHY1_IRQ
1da177e4
LT
185#endif
186
0638dec0
HVR
187#if defined(AU1XXX_PHY0_BUSID) && (AU1XXX_PHY0_BUSID > 0)
188# error MAC0-associated PHY attached 2nd MACs MII bus not supported yet
1da177e4 189#endif
1da177e4 190
0638dec0
HVR
191/*
192 * MII operations
193 */
194static int mdio_read(struct net_device *dev, int phy_addr, int reg)
1da177e4
LT
195{
196 struct au1000_private *aup = (struct au1000_private *) dev->priv;
0638dec0
HVR
197 volatile u32 *const mii_control_reg = &aup->mac->mii_control;
198 volatile u32 *const mii_data_reg = &aup->mac->mii_data;
1da177e4
LT
199 u32 timedout = 20;
200 u32 mii_control;
201
1da177e4
LT
202 while (*mii_control_reg & MAC_MII_BUSY) {
203 mdelay(1);
204 if (--timedout == 0) {
6aa20a22 205 printk(KERN_ERR "%s: read_MII busy timeout!!\n",
1da177e4
LT
206 dev->name);
207 return -1;
208 }
209 }
210
6aa20a22 211 mii_control = MAC_SET_MII_SELECT_REG(reg) |
0638dec0 212 MAC_SET_MII_SELECT_PHY(phy_addr) | MAC_MII_READ;
1da177e4
LT
213
214 *mii_control_reg = mii_control;
215
216 timedout = 20;
217 while (*mii_control_reg & MAC_MII_BUSY) {
218 mdelay(1);
219 if (--timedout == 0) {
6aa20a22 220 printk(KERN_ERR "%s: mdio_read busy timeout!!\n",
1da177e4
LT
221 dev->name);
222 return -1;
223 }
224 }
225 return (int)*mii_data_reg;
226}
227
0638dec0 228static void mdio_write(struct net_device *dev, int phy_addr, int reg, u16 value)
1da177e4
LT
229{
230 struct au1000_private *aup = (struct au1000_private *) dev->priv;
0638dec0
HVR
231 volatile u32 *const mii_control_reg = &aup->mac->mii_control;
232 volatile u32 *const mii_data_reg = &aup->mac->mii_data;
1da177e4
LT
233 u32 timedout = 20;
234 u32 mii_control;
235
1da177e4
LT
236 while (*mii_control_reg & MAC_MII_BUSY) {
237 mdelay(1);
238 if (--timedout == 0) {
6aa20a22 239 printk(KERN_ERR "%s: mdio_write busy timeout!!\n",
1da177e4
LT
240 dev->name);
241 return;
242 }
243 }
244
6aa20a22 245 mii_control = MAC_SET_MII_SELECT_REG(reg) |
0638dec0 246 MAC_SET_MII_SELECT_PHY(phy_addr) | MAC_MII_WRITE;
1da177e4
LT
247
248 *mii_data_reg = value;
249 *mii_control_reg = mii_control;
250}
251
0638dec0
HVR
252static int mdiobus_read(struct mii_bus *bus, int phy_addr, int regnum)
253{
254 /* WARNING: bus->phy_map[phy_addr].attached_dev == dev does
255 * _NOT_ hold (e.g. when PHY is accessed through other MAC's MII bus) */
256 struct net_device *const dev = bus->priv;
257
258 enable_mac(dev, 0); /* make sure the MAC associated with this
259 * mii_bus is enabled */
260 return mdio_read(dev, phy_addr, regnum);
261}
1da177e4 262
0638dec0
HVR
263static int mdiobus_write(struct mii_bus *bus, int phy_addr, int regnum,
264 u16 value)
1da177e4 265{
0638dec0 266 struct net_device *const dev = bus->priv;
1da177e4 267
0638dec0
HVR
268 enable_mac(dev, 0); /* make sure the MAC associated with this
269 * mii_bus is enabled */
270 mdio_write(dev, phy_addr, regnum, value);
271 return 0;
1da177e4
LT
272}
273
0638dec0 274static int mdiobus_reset(struct mii_bus *bus)
1da177e4 275{
0638dec0 276 struct net_device *const dev = bus->priv;
1da177e4 277
0638dec0
HVR
278 enable_mac(dev, 0); /* make sure the MAC associated with this
279 * mii_bus is enabled */
280 return 0;
281}
1da177e4 282
0638dec0
HVR
283static int mii_probe (struct net_device *dev)
284{
285 struct au1000_private *const aup = (struct au1000_private *) dev->priv;
286 struct phy_device *phydev = NULL;
287
288#if defined(AU1XXX_PHY_STATIC_CONFIG)
289 BUG_ON(aup->mac_id < 0 || aup->mac_id > 1);
290
291 if(aup->mac_id == 0) { /* get PHY0 */
292# if defined(AU1XXX_PHY0_ADDR)
293 phydev = au_macs[AU1XXX_PHY0_BUSID]->mii_bus.phy_map[AU1XXX_PHY0_ADDR];
294# else
295 printk (KERN_INFO DRV_NAME ":%s: using PHY-less setup\n",
296 dev->name);
297 return 0;
298# endif /* defined(AU1XXX_PHY0_ADDR) */
299 } else if (aup->mac_id == 1) { /* get PHY1 */
300# if defined(AU1XXX_PHY1_ADDR)
301 phydev = au_macs[AU1XXX_PHY1_BUSID]->mii_bus.phy_map[AU1XXX_PHY1_ADDR];
302# else
303 printk (KERN_INFO DRV_NAME ":%s: using PHY-less setup\n",
304 dev->name);
305 return 0;
306# endif /* defined(AU1XXX_PHY1_ADDR) */
307 }
308
309#else /* defined(AU1XXX_PHY_STATIC_CONFIG) */
310 int phy_addr;
311
312 /* find the first (lowest address) PHY on the current MAC's MII bus */
313 for (phy_addr = 0; phy_addr < PHY_MAX_ADDR; phy_addr++)
314 if (aup->mii_bus.phy_map[phy_addr]) {
315 phydev = aup->mii_bus.phy_map[phy_addr];
316# if !defined(AU1XXX_PHY_SEARCH_HIGHEST_ADDR)
317 break; /* break out with first one found */
318# endif
1da177e4 319 }
1da177e4 320
0638dec0
HVR
321# if defined(AU1XXX_PHY1_SEARCH_ON_MAC0)
322 /* try harder to find a PHY */
323 if (!phydev && (aup->mac_id == 1)) {
324 /* no PHY found, maybe we have a dual PHY? */
325 printk (KERN_INFO DRV_NAME ": no PHY found on MAC1, "
326 "let's see if it's attached to MAC0...\n");
327
328 BUG_ON(!au_macs[0]);
329
330 /* find the first (lowest address) non-attached PHY on
331 * the MAC0 MII bus */
332 for (phy_addr = 0; phy_addr < PHY_MAX_ADDR; phy_addr++) {
333 struct phy_device *const tmp_phydev =
334 au_macs[0]->mii_bus.phy_map[phy_addr];
335
336 if (!tmp_phydev)
337 continue; /* no PHY here... */
338
339 if (tmp_phydev->attached_dev)
340 continue; /* already claimed by MAC0 */
341
342 phydev = tmp_phydev;
343 break; /* found it */
1da177e4
LT
344 }
345 }
0638dec0 346# endif /* defined(AU1XXX_PHY1_SEARCH_OTHER_BUS) */
1da177e4 347
0638dec0
HVR
348#endif /* defined(AU1XXX_PHY_STATIC_CONFIG) */
349 if (!phydev) {
350 printk (KERN_ERR DRV_NAME ":%s: no PHY found\n", dev->name);
1da177e4
LT
351 return -1;
352 }
353
0638dec0
HVR
354 /* now we are supposed to have a proper phydev, to attach to... */
355 BUG_ON(!phydev);
356 BUG_ON(phydev->attached_dev);
357
e8a2b6a4
AF
358 phydev = phy_connect(dev, phydev->dev.bus_id, &au1000_adjust_link, 0,
359 PHY_INTERFACE_MODE_MII);
0638dec0
HVR
360
361 if (IS_ERR(phydev)) {
362 printk(KERN_ERR "%s: Could not attach to PHY\n", dev->name);
363 return PTR_ERR(phydev);
364 }
365
366 /* mask with MAC supported features */
367 phydev->supported &= (SUPPORTED_10baseT_Half
368 | SUPPORTED_10baseT_Full
369 | SUPPORTED_100baseT_Half
370 | SUPPORTED_100baseT_Full
371 | SUPPORTED_Autoneg
372 /* | SUPPORTED_Pause | SUPPORTED_Asym_Pause */
373 | SUPPORTED_MII
374 | SUPPORTED_TP);
375
376 phydev->advertising = phydev->supported;
377
378 aup->old_link = 0;
379 aup->old_speed = 0;
380 aup->old_duplex = -1;
381 aup->phy_dev = phydev;
382
383 printk(KERN_INFO "%s: attached PHY driver [%s] "
384 "(mii_bus:phy_addr=%s, irq=%d)\n",
385 dev->name, phydev->drv->name, phydev->dev.bus_id, phydev->irq);
1da177e4
LT
386
387 return 0;
388}
389
390
391/*
392 * Buffer allocation/deallocation routines. The buffer descriptor returned
6aa20a22 393 * has the virtual and dma address of a buffer suitable for
1da177e4
LT
394 * both, receive and transmit operations.
395 */
396static db_dest_t *GetFreeDB(struct au1000_private *aup)
397{
398 db_dest_t *pDB;
399 pDB = aup->pDBfree;
400
401 if (pDB) {
402 aup->pDBfree = pDB->pnext;
403 }
404 return pDB;
405}
406
407void ReleaseDB(struct au1000_private *aup, db_dest_t *pDB)
408{
409 db_dest_t *pDBfree = aup->pDBfree;
410 if (pDBfree)
411 pDBfree->pnext = pDB;
412 aup->pDBfree = pDB;
413}
414
415static void enable_rx_tx(struct net_device *dev)
416{
417 struct au1000_private *aup = (struct au1000_private *) dev->priv;
418
419 if (au1000_debug > 4)
420 printk(KERN_INFO "%s: enable_rx_tx\n", dev->name);
421
422 aup->mac->control |= (MAC_RX_ENABLE | MAC_TX_ENABLE);
423 au_sync_delay(10);
424}
425
426static void hard_stop(struct net_device *dev)
427{
428 struct au1000_private *aup = (struct au1000_private *) dev->priv;
429
430 if (au1000_debug > 4)
431 printk(KERN_INFO "%s: hard stop\n", dev->name);
432
433 aup->mac->control &= ~(MAC_RX_ENABLE | MAC_TX_ENABLE);
434 au_sync_delay(10);
435}
436
0638dec0 437static void enable_mac(struct net_device *dev, int force_reset)
1da177e4 438{
0638dec0 439 unsigned long flags;
1da177e4
LT
440 struct au1000_private *aup = (struct au1000_private *) dev->priv;
441
1da177e4 442 spin_lock_irqsave(&aup->lock, flags);
1da177e4 443
0638dec0 444 if(force_reset || (!aup->mac_enabled)) {
1da177e4
LT
445 *aup->enable = MAC_EN_CLOCK_ENABLE;
446 au_sync_delay(2);
0638dec0
HVR
447 *aup->enable = (MAC_EN_RESET0 | MAC_EN_RESET1 | MAC_EN_RESET2
448 | MAC_EN_CLOCK_ENABLE);
1da177e4 449 au_sync_delay(2);
0638dec0
HVR
450
451 aup->mac_enabled = 1;
1da177e4 452 }
0638dec0
HVR
453
454 spin_unlock_irqrestore(&aup->lock, flags);
455}
456
457static void reset_mac_unlocked(struct net_device *dev)
458{
459 struct au1000_private *const aup = (struct au1000_private *) dev->priv;
460 int i;
461
462 hard_stop(dev);
463
464 *aup->enable = MAC_EN_CLOCK_ENABLE;
465 au_sync_delay(2);
466 *aup->enable = 0;
467 au_sync_delay(2);
468
1da177e4
LT
469 aup->tx_full = 0;
470 for (i = 0; i < NUM_RX_DMA; i++) {
471 /* reset control bits */
472 aup->rx_dma_ring[i]->buff_stat &= ~0xf;
473 }
474 for (i = 0; i < NUM_TX_DMA; i++) {
475 /* reset control bits */
476 aup->tx_dma_ring[i]->buff_stat &= ~0xf;
477 }
0638dec0
HVR
478
479 aup->mac_enabled = 0;
480
1da177e4
LT
481}
482
0638dec0
HVR
483static void reset_mac(struct net_device *dev)
484{
485 struct au1000_private *const aup = (struct au1000_private *) dev->priv;
486 unsigned long flags;
487
488 if (au1000_debug > 4)
489 printk(KERN_INFO "%s: reset mac, aup %x\n",
490 dev->name, (unsigned)aup);
491
492 spin_lock_irqsave(&aup->lock, flags);
493
494 reset_mac_unlocked (dev);
495
496 spin_unlock_irqrestore(&aup->lock, flags);
497}
1da177e4 498
6aa20a22 499/*
1da177e4
LT
500 * Setup the receive and transmit "rings". These pointers are the addresses
501 * of the rx and tx MAC DMA registers so they are fixed by the hardware --
502 * these are not descriptors sitting in memory.
503 */
6aa20a22 504static void
1da177e4
LT
505setup_hw_rings(struct au1000_private *aup, u32 rx_base, u32 tx_base)
506{
507 int i;
508
509 for (i = 0; i < NUM_RX_DMA; i++) {
6aa20a22 510 aup->rx_dma_ring[i] =
1da177e4
LT
511 (volatile rx_dma_t *) (rx_base + sizeof(rx_dma_t)*i);
512 }
513 for (i = 0; i < NUM_TX_DMA; i++) {
6aa20a22 514 aup->tx_dma_ring[i] =
1da177e4
LT
515 (volatile tx_dma_t *) (tx_base + sizeof(tx_dma_t)*i);
516 }
517}
518
519static struct {
1da177e4
LT
520 u32 base_addr;
521 u32 macen_addr;
522 int irq;
523 struct net_device *dev;
89be0501
SS
524} iflist[2] = {
525#ifdef CONFIG_SOC_AU1000
526 {AU1000_ETH0_BASE, AU1000_MAC0_ENABLE, AU1000_MAC0_DMA_INT},
527 {AU1000_ETH1_BASE, AU1000_MAC1_ENABLE, AU1000_MAC1_DMA_INT}
528#endif
529#ifdef CONFIG_SOC_AU1100
530 {AU1100_ETH0_BASE, AU1100_MAC0_ENABLE, AU1100_MAC0_DMA_INT}
531#endif
532#ifdef CONFIG_SOC_AU1500
533 {AU1500_ETH0_BASE, AU1500_MAC0_ENABLE, AU1500_MAC0_DMA_INT},
534 {AU1500_ETH1_BASE, AU1500_MAC1_ENABLE, AU1500_MAC1_DMA_INT}
535#endif
536#ifdef CONFIG_SOC_AU1550
537 {AU1550_ETH0_BASE, AU1550_MAC0_ENABLE, AU1550_MAC0_DMA_INT},
538 {AU1550_ETH1_BASE, AU1550_MAC1_ENABLE, AU1550_MAC1_DMA_INT}
539#endif
540};
1da177e4
LT
541
542static int num_ifs;
543
544/*
3a4fa0a2 545 * Setup the base address and interrupt of the Au1xxx ethernet macs
1da177e4
LT
546 * based on cpu type and whether the interface is enabled in sys_pinfunc
547 * register. The last interface is enabled if SYS_PF_NI2 (bit 4) is 0.
548 */
549static int __init au1000_init_module(void)
550{
1da177e4
LT
551 int ni = (int)((au_readl(SYS_PINFUNC) & (u32)(SYS_PF_NI2)) >> 4);
552 struct net_device *dev;
553 int i, found_one = 0;
554
89be0501
SS
555 num_ifs = NUM_ETH_INTERFACES - ni;
556
1da177e4 557 for(i = 0; i < num_ifs; i++) {
89be0501 558 dev = au1000_probe(i);
1da177e4
LT
559 iflist[i].dev = dev;
560 if (dev)
561 found_one++;
562 }
563 if (!found_one)
564 return -ENODEV;
565 return 0;
566}
567
0638dec0
HVR
568/*
569 * ethtool operations
570 */
1da177e4 571
0638dec0 572static int au1000_get_settings(struct net_device *dev, struct ethtool_cmd *cmd)
1da177e4
LT
573{
574 struct au1000_private *aup = (struct au1000_private *)dev->priv;
1da177e4 575
0638dec0
HVR
576 if (aup->phy_dev)
577 return phy_ethtool_gset(aup->phy_dev, cmd);
1da177e4 578
0638dec0 579 return -EINVAL;
1da177e4
LT
580}
581
0638dec0 582static int au1000_set_settings(struct net_device *dev, struct ethtool_cmd *cmd)
1da177e4
LT
583{
584 struct au1000_private *aup = (struct au1000_private *)dev->priv;
1da177e4 585
0638dec0
HVR
586 if (!capable(CAP_NET_ADMIN))
587 return -EPERM;
1da177e4 588
0638dec0
HVR
589 if (aup->phy_dev)
590 return phy_ethtool_sset(aup->phy_dev, cmd);
1da177e4 591
0638dec0 592 return -EINVAL;
1da177e4
LT
593}
594
595static void
596au1000_get_drvinfo(struct net_device *dev, struct ethtool_drvinfo *info)
597{
598 struct au1000_private *aup = (struct au1000_private *)dev->priv;
599
600 strcpy(info->driver, DRV_NAME);
601 strcpy(info->version, DRV_VERSION);
602 info->fw_version[0] = '\0';
603 sprintf(info->bus_info, "%s %d", DRV_NAME, aup->mac_id);
604 info->regdump_len = 0;
605}
606
7282d491 607static const struct ethtool_ops au1000_ethtool_ops = {
1da177e4
LT
608 .get_settings = au1000_get_settings,
609 .set_settings = au1000_set_settings,
610 .get_drvinfo = au1000_get_drvinfo,
0638dec0 611 .get_link = ethtool_op_get_link,
1da177e4
LT
612};
613
89be0501 614static struct net_device * au1000_probe(int port_num)
1da177e4
LT
615{
616 static unsigned version_printed = 0;
617 struct au1000_private *aup = NULL;
618 struct net_device *dev = NULL;
619 db_dest_t *pDB, *pDBfree;
1da177e4 620 char ethaddr[6];
89be0501
SS
621 int irq, i, err;
622 u32 base, macen;
623
624 if (port_num >= NUM_ETH_INTERFACES)
625 return NULL;
1da177e4 626
89be0501
SS
627 base = CPHYSADDR(iflist[port_num].base_addr );
628 macen = CPHYSADDR(iflist[port_num].macen_addr);
629 irq = iflist[port_num].irq;
630
631 if (!request_mem_region( base, MAC_IOSIZE, "Au1x00 ENET") ||
632 !request_mem_region(macen, 4, "Au1x00 ENET"))
1da177e4
LT
633 return NULL;
634
89be0501 635 if (version_printed++ == 0)
1da177e4
LT
636 printk("%s version %s %s\n", DRV_NAME, DRV_VERSION, DRV_AUTHOR);
637
638 dev = alloc_etherdev(sizeof(struct au1000_private));
639 if (!dev) {
89be0501 640 printk(KERN_ERR "%s: alloc_etherdev failed\n", DRV_NAME);
1da177e4
LT
641 return NULL;
642 }
643
89be0501
SS
644 if ((err = register_netdev(dev)) != 0) {
645 printk(KERN_ERR "%s: Cannot register net device, error %d\n",
646 DRV_NAME, err);
1da177e4
LT
647 free_netdev(dev);
648 return NULL;
649 }
650
89be0501
SS
651 printk("%s: Au1xx0 Ethernet found at 0x%x, irq %d\n",
652 dev->name, base, irq);
1da177e4
LT
653
654 aup = dev->priv;
655
656 /* Allocate the data buffers */
657 /* Snooping works fine with eth on all au1xxx */
89be0501
SS
658 aup->vaddr = (u32)dma_alloc_noncoherent(NULL, MAX_BUF_SIZE *
659 (NUM_TX_BUFFS + NUM_RX_BUFFS),
660 &aup->dma_addr, 0);
1da177e4
LT
661 if (!aup->vaddr) {
662 free_netdev(dev);
89be0501
SS
663 release_mem_region( base, MAC_IOSIZE);
664 release_mem_region(macen, 4);
1da177e4
LT
665 return NULL;
666 }
667
668 /* aup->mac is the base address of the MAC's registers */
89be0501
SS
669 aup->mac = (volatile mac_reg_t *)iflist[port_num].base_addr;
670
1da177e4 671 /* Setup some variables for quick register address access */
89be0501
SS
672 aup->enable = (volatile u32 *)iflist[port_num].macen_addr;
673 aup->mac_id = port_num;
674 au_macs[port_num] = aup;
675
676 if (port_num == 0) {
2de88923 677 if (prom_get_ethernet_addr(ethaddr) == 0)
1da177e4 678 memcpy(au1000_mac_addr, ethaddr, sizeof(au1000_mac_addr));
89be0501 679 else {
2de88923
YY
680 printk(KERN_INFO "%s: No MAC address found\n",
681 dev->name);
89be0501 682 /* Use the hard coded MAC addresses */
1da177e4 683 }
89be0501 684
1da177e4 685 setup_hw_rings(aup, MAC0_RX_DMA_ADDR, MAC0_TX_DMA_ADDR);
89be0501 686 } else if (port_num == 1)
1da177e4 687 setup_hw_rings(aup, MAC1_RX_DMA_ADDR, MAC1_TX_DMA_ADDR);
1da177e4 688
89be0501
SS
689 /*
690 * Assign to the Ethernet ports two consecutive MAC addresses
691 * to match those that are printed on their stickers
692 */
693 memcpy(dev->dev_addr, au1000_mac_addr, sizeof(au1000_mac_addr));
694 dev->dev_addr[5] += port_num;
695
0638dec0
HVR
696 *aup->enable = 0;
697 aup->mac_enabled = 0;
698
699 aup->mii_bus.priv = dev;
700 aup->mii_bus.read = mdiobus_read;
701 aup->mii_bus.write = mdiobus_write;
702 aup->mii_bus.reset = mdiobus_reset;
703 aup->mii_bus.name = "au1000_eth_mii";
9d9326d3 704 snprintf(aup->mii_bus.id, MII_BUS_ID_SIZE, "%x", aup->mac_id);
0638dec0
HVR
705 aup->mii_bus.irq = kmalloc(sizeof(int)*PHY_MAX_ADDR, GFP_KERNEL);
706 for(i = 0; i < PHY_MAX_ADDR; ++i)
707 aup->mii_bus.irq[i] = PHY_POLL;
708
709 /* if known, set corresponding PHY IRQs */
710#if defined(AU1XXX_PHY_STATIC_CONFIG)
711# if defined(AU1XXX_PHY0_IRQ)
9d9326d3 712 if (AU1XXX_PHY0_BUSID == aup->mac_id)
0638dec0
HVR
713 aup->mii_bus.irq[AU1XXX_PHY0_ADDR] = AU1XXX_PHY0_IRQ;
714# endif
715# if defined(AU1XXX_PHY1_IRQ)
9d9326d3 716 if (AU1XXX_PHY1_BUSID == aup->mac_id)
0638dec0
HVR
717 aup->mii_bus.irq[AU1XXX_PHY1_ADDR] = AU1XXX_PHY1_IRQ;
718# endif
719#endif
720 mdiobus_register(&aup->mii_bus);
1da177e4
LT
721
722 if (mii_probe(dev) != 0) {
723 goto err_out;
724 }
725
726 pDBfree = NULL;
727 /* setup the data buffer descriptors and attach a buffer to each one */
728 pDB = aup->db;
729 for (i = 0; i < (NUM_TX_BUFFS+NUM_RX_BUFFS); i++) {
730 pDB->pnext = pDBfree;
731 pDBfree = pDB;
732 pDB->vaddr = (u32 *)((unsigned)aup->vaddr + MAX_BUF_SIZE*i);
733 pDB->dma_addr = (dma_addr_t)virt_to_bus(pDB->vaddr);
734 pDB++;
735 }
736 aup->pDBfree = pDBfree;
737
738 for (i = 0; i < NUM_RX_DMA; i++) {
739 pDB = GetFreeDB(aup);
740 if (!pDB) {
741 goto err_out;
742 }
743 aup->rx_dma_ring[i]->buff_stat = (unsigned)pDB->dma_addr;
744 aup->rx_db_inuse[i] = pDB;
745 }
746 for (i = 0; i < NUM_TX_DMA; i++) {
747 pDB = GetFreeDB(aup);
748 if (!pDB) {
749 goto err_out;
750 }
751 aup->tx_dma_ring[i]->buff_stat = (unsigned)pDB->dma_addr;
752 aup->tx_dma_ring[i]->len = 0;
753 aup->tx_db_inuse[i] = pDB;
754 }
755
756 spin_lock_init(&aup->lock);
89be0501 757 dev->base_addr = base;
1da177e4
LT
758 dev->irq = irq;
759 dev->open = au1000_open;
760 dev->hard_start_xmit = au1000_tx;
761 dev->stop = au1000_close;
1da177e4
LT
762 dev->set_multicast_list = &set_rx_mode;
763 dev->do_ioctl = &au1000_ioctl;
764 SET_ETHTOOL_OPS(dev, &au1000_ethtool_ops);
1da177e4
LT
765 dev->tx_timeout = au1000_tx_timeout;
766 dev->watchdog_timeo = ETH_TX_TIMEOUT;
767
6aa20a22
JG
768 /*
769 * The boot code uses the ethernet controller, so reset it to start
1da177e4
LT
770 * fresh. au1000_init() expects that the device is in reset state.
771 */
772 reset_mac(dev);
773
774 return dev;
775
776err_out:
777 /* here we should have a valid dev plus aup-> register addresses
778 * so we can reset the mac properly.*/
779 reset_mac(dev);
0638dec0 780
1da177e4
LT
781 for (i = 0; i < NUM_RX_DMA; i++) {
782 if (aup->rx_db_inuse[i])
783 ReleaseDB(aup, aup->rx_db_inuse[i]);
784 }
785 for (i = 0; i < NUM_TX_DMA; i++) {
786 if (aup->tx_db_inuse[i])
787 ReleaseDB(aup, aup->tx_db_inuse[i]);
788 }
89be0501
SS
789 dma_free_noncoherent(NULL, MAX_BUF_SIZE * (NUM_TX_BUFFS + NUM_RX_BUFFS),
790 (void *)aup->vaddr, aup->dma_addr);
1da177e4
LT
791 unregister_netdev(dev);
792 free_netdev(dev);
89be0501
SS
793 release_mem_region( base, MAC_IOSIZE);
794 release_mem_region(macen, 4);
1da177e4
LT
795 return NULL;
796}
797
6aa20a22 798/*
1da177e4
LT
799 * Initialize the interface.
800 *
801 * When the device powers up, the clocks are disabled and the
802 * mac is in reset state. When the interface is closed, we
803 * do the same -- reset the device and disable the clocks to
804 * conserve power. Thus, whenever au1000_init() is called,
805 * the device should already be in reset state.
806 */
807static int au1000_init(struct net_device *dev)
808{
809 struct au1000_private *aup = (struct au1000_private *) dev->priv;
810 u32 flags;
811 int i;
812 u32 control;
1da177e4 813
6aa20a22 814 if (au1000_debug > 4)
1da177e4
LT
815 printk("%s: au1000_init\n", dev->name);
816
1da177e4 817 /* bring the device out of reset */
0638dec0
HVR
818 enable_mac(dev, 1);
819
820 spin_lock_irqsave(&aup->lock, flags);
1da177e4
LT
821
822 aup->mac->control = 0;
823 aup->tx_head = (aup->tx_dma_ring[0]->buff_stat & 0xC) >> 2;
824 aup->tx_tail = aup->tx_head;
825 aup->rx_head = (aup->rx_dma_ring[0]->buff_stat & 0xC) >> 2;
826
827 aup->mac->mac_addr_high = dev->dev_addr[5]<<8 | dev->dev_addr[4];
828 aup->mac->mac_addr_low = dev->dev_addr[3]<<24 | dev->dev_addr[2]<<16 |
829 dev->dev_addr[1]<<8 | dev->dev_addr[0];
830
831 for (i = 0; i < NUM_RX_DMA; i++) {
832 aup->rx_dma_ring[i]->buff_stat |= RX_DMA_ENABLE;
833 }
834 au_sync();
835
0638dec0 836 control = MAC_RX_ENABLE | MAC_TX_ENABLE;
1da177e4
LT
837#ifndef CONFIG_CPU_LITTLE_ENDIAN
838 control |= MAC_BIG_ENDIAN;
839#endif
0638dec0
HVR
840 if (aup->phy_dev) {
841 if (aup->phy_dev->link && (DUPLEX_FULL == aup->phy_dev->duplex))
842 control |= MAC_FULL_DUPLEX;
843 else
844 control |= MAC_DISABLE_RX_OWN;
845 } else { /* PHY-less op, assume full-duplex */
1da177e4
LT
846 control |= MAC_FULL_DUPLEX;
847 }
848
1da177e4
LT
849 aup->mac->control = control;
850 aup->mac->vlan1_tag = 0x8100; /* activate vlan support */
851 au_sync();
852
853 spin_unlock_irqrestore(&aup->lock, flags);
854 return 0;
855}
856
0638dec0
HVR
857static void
858au1000_adjust_link(struct net_device *dev)
1da177e4 859{
1da177e4 860 struct au1000_private *aup = (struct au1000_private *) dev->priv;
0638dec0
HVR
861 struct phy_device *phydev = aup->phy_dev;
862 unsigned long flags;
1da177e4 863
0638dec0 864 int status_change = 0;
1da177e4 865
0638dec0
HVR
866 BUG_ON(!aup->phy_dev);
867
868 spin_lock_irqsave(&aup->lock, flags);
869
870 if (phydev->link && (aup->old_speed != phydev->speed)) {
871 // speed changed
872
873 switch(phydev->speed) {
874 case SPEED_10:
875 case SPEED_100:
876 break;
877 default:
878 printk(KERN_WARNING
879 "%s: Speed (%d) is not 10/100 ???\n",
880 dev->name, phydev->speed);
881 break;
1da177e4 882 }
0638dec0
HVR
883
884 aup->old_speed = phydev->speed;
885
886 status_change = 1;
1da177e4
LT
887 }
888
0638dec0
HVR
889 if (phydev->link && (aup->old_duplex != phydev->duplex)) {
890 // duplex mode changed
891
892 /* switching duplex mode requires to disable rx and tx! */
1da177e4 893 hard_stop(dev);
0638dec0
HVR
894
895 if (DUPLEX_FULL == phydev->duplex)
896 aup->mac->control = ((aup->mac->control
897 | MAC_FULL_DUPLEX)
898 & ~MAC_DISABLE_RX_OWN);
899 else
900 aup->mac->control = ((aup->mac->control
901 & ~MAC_FULL_DUPLEX)
902 | MAC_DISABLE_RX_OWN);
903 au_sync_delay(1);
904
1da177e4 905 enable_rx_tx(dev);
0638dec0
HVR
906 aup->old_duplex = phydev->duplex;
907
908 status_change = 1;
909 }
910
911 if(phydev->link != aup->old_link) {
912 // link state changed
913
c8f15686
AV
914 if (!phydev->link) {
915 /* link went down */
0638dec0
HVR
916 aup->old_speed = 0;
917 aup->old_duplex = -1;
918 }
919
920 aup->old_link = phydev->link;
921 status_change = 1;
1da177e4
LT
922 }
923
0638dec0 924 spin_unlock_irqrestore(&aup->lock, flags);
1da177e4 925
0638dec0
HVR
926 if (status_change) {
927 if (phydev->link)
928 printk(KERN_INFO "%s: link up (%d/%s)\n",
929 dev->name, phydev->speed,
930 DUPLEX_FULL == phydev->duplex ? "Full" : "Half");
931 else
932 printk(KERN_INFO "%s: link down\n", dev->name);
933 }
1da177e4
LT
934}
935
936static int au1000_open(struct net_device *dev)
937{
938 int retval;
939 struct au1000_private *aup = (struct au1000_private *) dev->priv;
940
941 if (au1000_debug > 4)
942 printk("%s: open: dev=%p\n", dev->name, dev);
943
0638dec0
HVR
944 if ((retval = request_irq(dev->irq, &au1000_interrupt, 0,
945 dev->name, dev))) {
946 printk(KERN_ERR "%s: unable to get IRQ %d\n",
947 dev->name, dev->irq);
948 return retval;
949 }
950
1da177e4
LT
951 if ((retval = au1000_init(dev))) {
952 printk(KERN_ERR "%s: error in au1000_init\n", dev->name);
953 free_irq(dev->irq, dev);
954 return retval;
955 }
1da177e4 956
0638dec0
HVR
957 if (aup->phy_dev) {
958 /* cause the PHY state machine to schedule a link state check */
959 aup->phy_dev->state = PHY_CHANGELINK;
960 phy_start(aup->phy_dev);
1da177e4
LT
961 }
962
0638dec0 963 netif_start_queue(dev);
1da177e4
LT
964
965 if (au1000_debug > 4)
966 printk("%s: open: Initialization done.\n", dev->name);
967
968 return 0;
969}
970
971static int au1000_close(struct net_device *dev)
972{
0638dec0
HVR
973 unsigned long flags;
974 struct au1000_private *const aup = (struct au1000_private *) dev->priv;
1da177e4
LT
975
976 if (au1000_debug > 4)
977 printk("%s: close: dev=%p\n", dev->name, dev);
978
0638dec0
HVR
979 if (aup->phy_dev)
980 phy_stop(aup->phy_dev);
1da177e4
LT
981
982 spin_lock_irqsave(&aup->lock, flags);
0638dec0
HVR
983
984 reset_mac_unlocked (dev);
985
1da177e4
LT
986 /* stop the device */
987 netif_stop_queue(dev);
988
989 /* disable the interrupt */
990 free_irq(dev->irq, dev);
991 spin_unlock_irqrestore(&aup->lock, flags);
992
993 return 0;
994}
995
996static void __exit au1000_cleanup_module(void)
997{
998 int i, j;
999 struct net_device *dev;
1000 struct au1000_private *aup;
1001
1002 for (i = 0; i < num_ifs; i++) {
1003 dev = iflist[i].dev;
1004 if (dev) {
1005 aup = (struct au1000_private *) dev->priv;
1006 unregister_netdev(dev);
89be0501 1007 for (j = 0; j < NUM_RX_DMA; j++)
1da177e4
LT
1008 if (aup->rx_db_inuse[j])
1009 ReleaseDB(aup, aup->rx_db_inuse[j]);
89be0501 1010 for (j = 0; j < NUM_TX_DMA; j++)
1da177e4
LT
1011 if (aup->tx_db_inuse[j])
1012 ReleaseDB(aup, aup->tx_db_inuse[j]);
89be0501
SS
1013 dma_free_noncoherent(NULL, MAX_BUF_SIZE *
1014 (NUM_TX_BUFFS + NUM_RX_BUFFS),
1015 (void *)aup->vaddr, aup->dma_addr);
1016 release_mem_region(dev->base_addr, MAC_IOSIZE);
1017 release_mem_region(CPHYSADDR(iflist[i].macen_addr), 4);
1da177e4 1018 free_netdev(dev);
1da177e4
LT
1019 }
1020 }
1021}
1022
c2d3d4b9 1023static void update_tx_stats(struct net_device *dev, u32 status)
1da177e4
LT
1024{
1025 struct au1000_private *aup = (struct au1000_private *) dev->priv;
09f75cd7 1026 struct net_device_stats *ps = &dev->stats;
1da177e4 1027
1da177e4 1028 if (status & TX_FRAME_ABORTED) {
0638dec0 1029 if (!aup->phy_dev || (DUPLEX_FULL == aup->phy_dev->duplex)) {
1da177e4
LT
1030 if (status & (TX_JAB_TIMEOUT | TX_UNDERRUN)) {
1031 /* any other tx errors are only valid
1032 * in half duplex mode */
1033 ps->tx_errors++;
1034 ps->tx_aborted_errors++;
1035 }
1036 }
1037 else {
1038 ps->tx_errors++;
1039 ps->tx_aborted_errors++;
1040 if (status & (TX_NO_CARRIER | TX_LOSS_CARRIER))
1041 ps->tx_carrier_errors++;
1042 }
1043 }
1044}
1045
1046
1047/*
1048 * Called from the interrupt service routine to acknowledge
1049 * the TX DONE bits. This is a must if the irq is setup as
1050 * edge triggered.
1051 */
1052static void au1000_tx_ack(struct net_device *dev)
1053{
1054 struct au1000_private *aup = (struct au1000_private *) dev->priv;
1055 volatile tx_dma_t *ptxd;
1056
1057 ptxd = aup->tx_dma_ring[aup->tx_tail];
1058
1059 while (ptxd->buff_stat & TX_T_DONE) {
c2d3d4b9 1060 update_tx_stats(dev, ptxd->status);
1da177e4
LT
1061 ptxd->buff_stat &= ~TX_T_DONE;
1062 ptxd->len = 0;
1063 au_sync();
1064
1065 aup->tx_tail = (aup->tx_tail + 1) & (NUM_TX_DMA - 1);
1066 ptxd = aup->tx_dma_ring[aup->tx_tail];
1067
1068 if (aup->tx_full) {
1069 aup->tx_full = 0;
1070 netif_wake_queue(dev);
1071 }
1072 }
1073}
1074
1075
1076/*
1077 * Au1000 transmit routine.
1078 */
1079static int au1000_tx(struct sk_buff *skb, struct net_device *dev)
1080{
1081 struct au1000_private *aup = (struct au1000_private *) dev->priv;
09f75cd7 1082 struct net_device_stats *ps = &dev->stats;
1da177e4
LT
1083 volatile tx_dma_t *ptxd;
1084 u32 buff_stat;
1085 db_dest_t *pDB;
1086 int i;
1087
1088 if (au1000_debug > 5)
6aa20a22
JG
1089 printk("%s: tx: aup %x len=%d, data=%p, head %d\n",
1090 dev->name, (unsigned)aup, skb->len,
1da177e4
LT
1091 skb->data, aup->tx_head);
1092
1093 ptxd = aup->tx_dma_ring[aup->tx_head];
1094 buff_stat = ptxd->buff_stat;
1095 if (buff_stat & TX_DMA_ENABLE) {
1096 /* We've wrapped around and the transmitter is still busy */
1097 netif_stop_queue(dev);
1098 aup->tx_full = 1;
1099 return 1;
1100 }
1101 else if (buff_stat & TX_T_DONE) {
c2d3d4b9 1102 update_tx_stats(dev, ptxd->status);
1da177e4
LT
1103 ptxd->len = 0;
1104 }
1105
1106 if (aup->tx_full) {
1107 aup->tx_full = 0;
1108 netif_wake_queue(dev);
1109 }
1110
1111 pDB = aup->tx_db_inuse[aup->tx_head];
d626f62b 1112 skb_copy_from_linear_data(skb, pDB->vaddr, skb->len);
1da177e4 1113 if (skb->len < ETH_ZLEN) {
6aa20a22 1114 for (i=skb->len; i<ETH_ZLEN; i++) {
1da177e4
LT
1115 ((char *)pDB->vaddr)[i] = 0;
1116 }
1117 ptxd->len = ETH_ZLEN;
1118 }
1119 else
1120 ptxd->len = skb->len;
1121
c2d3d4b9
SS
1122 ps->tx_packets++;
1123 ps->tx_bytes += ptxd->len;
1124
1da177e4
LT
1125 ptxd->buff_stat = pDB->dma_addr | TX_DMA_ENABLE;
1126 au_sync();
1127 dev_kfree_skb(skb);
1128 aup->tx_head = (aup->tx_head + 1) & (NUM_TX_DMA - 1);
1129 dev->trans_start = jiffies;
1130 return 0;
1131}
1132
1da177e4
LT
1133static inline void update_rx_stats(struct net_device *dev, u32 status)
1134{
1135 struct au1000_private *aup = (struct au1000_private *) dev->priv;
09f75cd7 1136 struct net_device_stats *ps = &dev->stats;
1da177e4
LT
1137
1138 ps->rx_packets++;
1139 if (status & RX_MCAST_FRAME)
1140 ps->multicast++;
1141
1142 if (status & RX_ERROR) {
1143 ps->rx_errors++;
1144 if (status & RX_MISSED_FRAME)
1145 ps->rx_missed_errors++;
1146 if (status & (RX_OVERLEN | RX_OVERLEN | RX_LEN_ERROR))
1147 ps->rx_length_errors++;
1148 if (status & RX_CRC_ERROR)
1149 ps->rx_crc_errors++;
1150 if (status & RX_COLL)
1151 ps->collisions++;
1152 }
6aa20a22 1153 else
1da177e4
LT
1154 ps->rx_bytes += status & RX_FRAME_LEN_MASK;
1155
1156}
1157
1158/*
1159 * Au1000 receive routine.
1160 */
1161static int au1000_rx(struct net_device *dev)
1162{
1163 struct au1000_private *aup = (struct au1000_private *) dev->priv;
1164 struct sk_buff *skb;
1165 volatile rx_dma_t *prxd;
1166 u32 buff_stat, status;
1167 db_dest_t *pDB;
1168 u32 frmlen;
1169
1170 if (au1000_debug > 5)
1171 printk("%s: au1000_rx head %d\n", dev->name, aup->rx_head);
1172
1173 prxd = aup->rx_dma_ring[aup->rx_head];
1174 buff_stat = prxd->buff_stat;
1175 while (buff_stat & RX_T_DONE) {
1176 status = prxd->status;
1177 pDB = aup->rx_db_inuse[aup->rx_head];
1178 update_rx_stats(dev, status);
1179 if (!(status & RX_ERROR)) {
1180
1181 /* good frame */
1182 frmlen = (status & RX_FRAME_LEN_MASK);
1183 frmlen -= 4; /* Remove FCS */
1184 skb = dev_alloc_skb(frmlen + 2);
1185 if (skb == NULL) {
1186 printk(KERN_ERR
1187 "%s: Memory squeeze, dropping packet.\n",
1188 dev->name);
09f75cd7 1189 dev->stats.rx_dropped++;
1da177e4
LT
1190 continue;
1191 }
1da177e4 1192 skb_reserve(skb, 2); /* 16 byte IP header align */
8c7b7faa
DM
1193 skb_copy_to_linear_data(skb,
1194 (unsigned char *)pDB->vaddr, frmlen);
1da177e4
LT
1195 skb_put(skb, frmlen);
1196 skb->protocol = eth_type_trans(skb, dev);
1197 netif_rx(skb); /* pass the packet to upper layers */
1198 }
1199 else {
1200 if (au1000_debug > 4) {
6aa20a22 1201 if (status & RX_MISSED_FRAME)
1da177e4 1202 printk("rx miss\n");
6aa20a22 1203 if (status & RX_WDOG_TIMER)
1da177e4 1204 printk("rx wdog\n");
6aa20a22 1205 if (status & RX_RUNT)
1da177e4 1206 printk("rx runt\n");
6aa20a22 1207 if (status & RX_OVERLEN)
1da177e4
LT
1208 printk("rx overlen\n");
1209 if (status & RX_COLL)
1210 printk("rx coll\n");
1211 if (status & RX_MII_ERROR)
1212 printk("rx mii error\n");
1213 if (status & RX_CRC_ERROR)
1214 printk("rx crc error\n");
1215 if (status & RX_LEN_ERROR)
1216 printk("rx len error\n");
1217 if (status & RX_U_CNTRL_FRAME)
1218 printk("rx u control frame\n");
1219 if (status & RX_MISSED_FRAME)
1220 printk("rx miss\n");
1221 }
1222 }
1223 prxd->buff_stat = (u32)(pDB->dma_addr | RX_DMA_ENABLE);
1224 aup->rx_head = (aup->rx_head + 1) & (NUM_RX_DMA - 1);
1225 au_sync();
1226
1227 /* next descriptor */
1228 prxd = aup->rx_dma_ring[aup->rx_head];
1229 buff_stat = prxd->buff_stat;
1230 dev->last_rx = jiffies;
1231 }
1232 return 0;
1233}
1234
1235
1236/*
1237 * Au1000 interrupt service routine.
1238 */
7d12e780 1239static irqreturn_t au1000_interrupt(int irq, void *dev_id)
1da177e4 1240{
d04455fb 1241 struct net_device *dev = dev_id;
1da177e4
LT
1242
1243 /* Handle RX interrupts first to minimize chance of overrun */
1244
1245 au1000_rx(dev);
1246 au1000_tx_ack(dev);
1247 return IRQ_RETVAL(1);
1248}
1249
1250
1251/*
1252 * The Tx ring has been full longer than the watchdog timeout
1253 * value. The transmitter must be hung?
1254 */
1255static void au1000_tx_timeout(struct net_device *dev)
1256{
1257 printk(KERN_ERR "%s: au1000_tx_timeout: dev=%p\n", dev->name, dev);
1258 reset_mac(dev);
1259 au1000_init(dev);
1260 dev->trans_start = jiffies;
1261 netif_wake_queue(dev);
1262}
1263
1da177e4
LT
1264static void set_rx_mode(struct net_device *dev)
1265{
1266 struct au1000_private *aup = (struct au1000_private *) dev->priv;
1267
6aa20a22 1268 if (au1000_debug > 4)
1da177e4
LT
1269 printk("%s: set_rx_mode: flags=%x\n", dev->name, dev->flags);
1270
1271 if (dev->flags & IFF_PROMISC) { /* Set promiscuous. */
1272 aup->mac->control |= MAC_PROMISCUOUS;
1da177e4
LT
1273 } else if ((dev->flags & IFF_ALLMULTI) ||
1274 dev->mc_count > MULTICAST_FILTER_LIMIT) {
1275 aup->mac->control |= MAC_PASS_ALL_MULTI;
1276 aup->mac->control &= ~MAC_PROMISCUOUS;
1277 printk(KERN_INFO "%s: Pass all multicast\n", dev->name);
1278 } else {
1279 int i;
1280 struct dev_mc_list *mclist;
1281 u32 mc_filter[2]; /* Multicast hash filter */
1282
1283 mc_filter[1] = mc_filter[0] = 0;
1284 for (i = 0, mclist = dev->mc_list; mclist && i < dev->mc_count;
1285 i++, mclist = mclist->next) {
6aa20a22 1286 set_bit(ether_crc(ETH_ALEN, mclist->dmi_addr)>>26,
1da177e4
LT
1287 (long *)mc_filter);
1288 }
1289 aup->mac->multi_hash_high = mc_filter[1];
1290 aup->mac->multi_hash_low = mc_filter[0];
1291 aup->mac->control &= ~MAC_PROMISCUOUS;
1292 aup->mac->control |= MAC_HASH_MODE;
1293 }
1294}
1295
1da177e4
LT
1296static int au1000_ioctl(struct net_device *dev, struct ifreq *rq, int cmd)
1297{
1298 struct au1000_private *aup = (struct au1000_private *)dev->priv;
1da177e4 1299
0638dec0 1300 if (!netif_running(dev)) return -EINVAL;
1da177e4 1301
0638dec0 1302 if (!aup->phy_dev) return -EINVAL; // PHY not controllable
1da177e4 1303
0638dec0 1304 return phy_mii_ioctl(aup->phy_dev, if_mii(rq), cmd);
1da177e4
LT
1305}
1306
1da177e4
LT
1307module_init(au1000_init_module);
1308module_exit(au1000_cleanup_module);
This page took 0.804774 seconds and 5 git commands to generate.