Commit | Line | Data |
---|---|---|
6b7c5b94 SP |
1 | /* |
2 | * Copyright (C) 2005 - 2009 ServerEngines | |
3 | * All rights reserved. | |
4 | * | |
5 | * This program is free software; you can redistribute it and/or | |
6 | * modify it under the terms of the GNU General Public License version 2 | |
7 | * as published by the Free Software Foundation. The full GNU General | |
8 | * Public License is included in this distribution in the file called COPYING. | |
9 | * | |
10 | * Contact Information: | |
11 | * linux-drivers@serverengines.com | |
12 | * | |
13 | * ServerEngines | |
14 | * 209 N. Fair Oaks Ave | |
15 | * Sunnyvale, CA 94085 | |
16 | */ | |
17 | ||
18 | #ifndef BE_H | |
19 | #define BE_H | |
20 | ||
21 | #include <linux/pci.h> | |
22 | #include <linux/etherdevice.h> | |
23 | #include <linux/version.h> | |
24 | #include <linux/delay.h> | |
25 | #include <net/tcp.h> | |
26 | #include <net/ip.h> | |
27 | #include <net/ipv6.h> | |
28 | #include <linux/if_vlan.h> | |
29 | #include <linux/workqueue.h> | |
30 | #include <linux/interrupt.h> | |
84517482 | 31 | #include <linux/firmware.h> |
6b7c5b94 SP |
32 | |
33 | #include "be_hw.h" | |
34 | ||
3454f835 | 35 | #define DRV_VER "2.101.346u" |
6b7c5b94 SP |
36 | #define DRV_NAME "be2net" |
37 | #define BE_NAME "ServerEngines BladeEngine2 10Gbps NIC" | |
12d7ea2c | 38 | #define BE3_NAME "ServerEngines BladeEngine3 10Gbps NIC" |
c4ca2374 | 39 | #define OC_NAME "Emulex OneConnect 10Gbps NIC" |
12d7ea2c | 40 | #define OC_NAME1 "Emulex OneConnect 10Gbps NIC (be3)" |
35ecf03c | 41 | #define DRV_DESC "ServerEngines BladeEngine 10Gbps NIC Driver" |
6b7c5b94 | 42 | |
c4ca2374 AK |
43 | #define BE_VENDOR_ID 0x19a2 |
44 | #define BE_DEVICE_ID1 0x211 | |
12d7ea2c | 45 | #define BE_DEVICE_ID2 0x221 |
c4ca2374 | 46 | #define OC_DEVICE_ID1 0x700 |
e254f6ec | 47 | #define OC_DEVICE_ID2 0x710 |
c4ca2374 AK |
48 | |
49 | static inline char *nic_name(struct pci_dev *pdev) | |
50 | { | |
12d7ea2c AK |
51 | switch (pdev->device) { |
52 | case OC_DEVICE_ID1: | |
c4ca2374 | 53 | return OC_NAME; |
e254f6ec | 54 | case OC_DEVICE_ID2: |
12d7ea2c AK |
55 | return OC_NAME1; |
56 | case BE_DEVICE_ID2: | |
57 | return BE3_NAME; | |
58 | default: | |
c4ca2374 | 59 | return BE_NAME; |
12d7ea2c | 60 | } |
c4ca2374 AK |
61 | } |
62 | ||
6b7c5b94 SP |
63 | /* Number of bytes of an RX frame that are copied to skb->data */ |
64 | #define BE_HDR_LEN 64 | |
65 | #define BE_MAX_JUMBO_FRAME_SIZE 9018 | |
66 | #define BE_MIN_MTU 256 | |
67 | ||
68 | #define BE_NUM_VLANS_SUPPORTED 64 | |
69 | #define BE_MAX_EQD 96 | |
70 | #define BE_MAX_TX_FRAG_COUNT 30 | |
71 | ||
72 | #define EVNT_Q_LEN 1024 | |
73 | #define TX_Q_LEN 2048 | |
74 | #define TX_CQ_LEN 1024 | |
75 | #define RX_Q_LEN 1024 /* Does not support any other value */ | |
76 | #define RX_CQ_LEN 1024 | |
5fb379ee | 77 | #define MCC_Q_LEN 128 /* total size not to exceed 8 pages */ |
6b7c5b94 SP |
78 | #define MCC_CQ_LEN 256 |
79 | ||
80 | #define BE_NAPI_WEIGHT 64 | |
81 | #define MAX_RX_POST BE_NAPI_WEIGHT /* Frags posted at a time */ | |
82 | #define RX_FRAGS_REFILL_WM (RX_Q_LEN - MAX_RX_POST) | |
83 | ||
8788fdc2 SP |
84 | #define FW_VER_LEN 32 |
85 | ||
6b7c5b94 SP |
86 | struct be_dma_mem { |
87 | void *va; | |
88 | dma_addr_t dma; | |
89 | u32 size; | |
90 | }; | |
91 | ||
92 | struct be_queue_info { | |
93 | struct be_dma_mem dma_mem; | |
94 | u16 len; | |
95 | u16 entry_size; /* Size of an element in the queue */ | |
96 | u16 id; | |
97 | u16 tail, head; | |
98 | bool created; | |
99 | atomic_t used; /* Number of valid elements in the queue */ | |
100 | }; | |
101 | ||
5fb379ee SP |
102 | static inline u32 MODULO(u16 val, u16 limit) |
103 | { | |
104 | BUG_ON(limit & (limit - 1)); | |
105 | return val & (limit - 1); | |
106 | } | |
107 | ||
108 | static inline void index_adv(u16 *index, u16 val, u16 limit) | |
109 | { | |
110 | *index = MODULO((*index + val), limit); | |
111 | } | |
112 | ||
113 | static inline void index_inc(u16 *index, u16 limit) | |
114 | { | |
115 | *index = MODULO((*index + 1), limit); | |
116 | } | |
117 | ||
118 | static inline void *queue_head_node(struct be_queue_info *q) | |
119 | { | |
120 | return q->dma_mem.va + q->head * q->entry_size; | |
121 | } | |
122 | ||
123 | static inline void *queue_tail_node(struct be_queue_info *q) | |
124 | { | |
125 | return q->dma_mem.va + q->tail * q->entry_size; | |
126 | } | |
127 | ||
128 | static inline void queue_head_inc(struct be_queue_info *q) | |
129 | { | |
130 | index_inc(&q->head, q->len); | |
131 | } | |
132 | ||
133 | static inline void queue_tail_inc(struct be_queue_info *q) | |
134 | { | |
135 | index_inc(&q->tail, q->len); | |
136 | } | |
137 | ||
5fb379ee SP |
138 | struct be_eq_obj { |
139 | struct be_queue_info q; | |
140 | char desc[32]; | |
141 | ||
142 | /* Adaptive interrupt coalescing (AIC) info */ | |
143 | bool enable_aic; | |
144 | u16 min_eqd; /* in usecs */ | |
145 | u16 max_eqd; /* in usecs */ | |
146 | u16 cur_eqd; /* in usecs */ | |
147 | ||
148 | struct napi_struct napi; | |
149 | }; | |
150 | ||
151 | struct be_mcc_obj { | |
152 | struct be_queue_info q; | |
153 | struct be_queue_info cq; | |
7a1e9b20 | 154 | bool rearm_cq; |
5fb379ee SP |
155 | }; |
156 | ||
6b7c5b94 SP |
157 | struct be_drvr_stats { |
158 | u32 be_tx_reqs; /* number of TX requests initiated */ | |
159 | u32 be_tx_stops; /* number of times TX Q was stopped */ | |
160 | u32 be_fwd_reqs; /* number of send reqs through forwarding i/f */ | |
161 | u32 be_tx_wrbs; /* number of tx WRBs used */ | |
162 | u32 be_tx_events; /* number of tx completion events */ | |
163 | u32 be_tx_compl; /* number of tx completion entries processed */ | |
4097f663 SP |
164 | ulong be_tx_jiffies; |
165 | u64 be_tx_bytes; | |
166 | u64 be_tx_bytes_prev; | |
6b7c5b94 SP |
167 | u32 be_tx_rate; |
168 | ||
169 | u32 cache_barrier[16]; | |
170 | ||
171 | u32 be_ethrx_post_fail;/* number of ethrx buffer alloc failures */ | |
b7b83ac3 | 172 | u32 be_rx_polls; /* number of times NAPI called poll function */ |
6b7c5b94 SP |
173 | u32 be_rx_events; /* number of ucast rx completion events */ |
174 | u32 be_rx_compl; /* number of rx completion entries processed */ | |
4097f663 SP |
175 | ulong be_rx_jiffies; |
176 | u64 be_rx_bytes; | |
177 | u64 be_rx_bytes_prev; | |
6b7c5b94 SP |
178 | u32 be_rx_rate; |
179 | /* number of non ether type II frames dropped where | |
180 | * frame len > length field of Mac Hdr */ | |
181 | u32 be_802_3_dropped_frames; | |
182 | /* number of non ether type II frames malformed where | |
183 | * in frame len < length field of Mac Hdr */ | |
184 | u32 be_802_3_malformed_frames; | |
185 | u32 be_rxcp_err; /* Num rx completion entries w/ err set. */ | |
186 | ulong rx_fps_jiffies; /* jiffies at last FPS calc */ | |
187 | u32 be_rx_frags; | |
188 | u32 be_prev_rx_frags; | |
189 | u32 be_rx_fps; /* Rx frags per second */ | |
190 | }; | |
191 | ||
192 | struct be_stats_obj { | |
193 | struct be_drvr_stats drvr_stats; | |
6b7c5b94 SP |
194 | struct be_dma_mem cmd; |
195 | }; | |
196 | ||
6b7c5b94 SP |
197 | struct be_tx_obj { |
198 | struct be_queue_info q; | |
199 | struct be_queue_info cq; | |
200 | /* Remember the skbs that were transmitted */ | |
201 | struct sk_buff *sent_skb_list[TX_Q_LEN]; | |
202 | }; | |
203 | ||
204 | /* Struct to remember the pages posted for rx frags */ | |
205 | struct be_rx_page_info { | |
206 | struct page *page; | |
207 | dma_addr_t bus; | |
208 | u16 page_offset; | |
209 | bool last_page_user; | |
210 | }; | |
211 | ||
212 | struct be_rx_obj { | |
213 | struct be_queue_info q; | |
214 | struct be_queue_info cq; | |
215 | struct be_rx_page_info page_info_tbl[RX_Q_LEN]; | |
6b7c5b94 SP |
216 | }; |
217 | ||
218 | #define BE_NUM_MSIX_VECTORS 2 /* 1 each for Tx and Rx */ | |
219 | struct be_adapter { | |
220 | struct pci_dev *pdev; | |
221 | struct net_device *netdev; | |
222 | ||
8788fdc2 SP |
223 | u8 __iomem *csr; |
224 | u8 __iomem *db; /* Door Bell */ | |
225 | u8 __iomem *pcicfg; /* PCI config space */ | |
8788fdc2 SP |
226 | |
227 | spinlock_t mbox_lock; /* For serializing mbox cmds to BE card */ | |
228 | struct be_dma_mem mbox_mem; | |
229 | /* Mbox mem is adjusted to align to 16 bytes. The allocated addr | |
230 | * is stored for freeing purpose */ | |
231 | struct be_dma_mem mbox_mem_alloced; | |
232 | ||
233 | struct be_mcc_obj mcc_obj; | |
234 | spinlock_t mcc_lock; /* For serializing mcc cmds to BE card */ | |
235 | spinlock_t mcc_cq_lock; | |
6b7c5b94 SP |
236 | |
237 | struct msix_entry msix_entries[BE_NUM_MSIX_VECTORS]; | |
238 | bool msix_enabled; | |
239 | bool isr_registered; | |
240 | ||
241 | /* TX Rings */ | |
242 | struct be_eq_obj tx_eq; | |
243 | struct be_tx_obj tx_obj; | |
244 | ||
245 | u32 cache_line_break[8]; | |
246 | ||
247 | /* Rx rings */ | |
248 | struct be_eq_obj rx_eq; | |
249 | struct be_rx_obj rx_obj; | |
250 | u32 big_page_size; /* Compounded page size shared by rx wrbs */ | |
ea1dae11 | 251 | bool rx_post_starved; /* Zero rx frags have been posted to BE */ |
6b7c5b94 SP |
252 | |
253 | struct vlan_group *vlan_grp; | |
82903e4b AK |
254 | u16 vlans_added; |
255 | u16 max_vlans; /* Number of vlans supported */ | |
6b7c5b94 | 256 | u8 vlan_tag[VLAN_GROUP_ARRAY_LEN]; |
e7b909a6 | 257 | struct be_dma_mem mc_cmd_mem; |
6b7c5b94 SP |
258 | |
259 | struct be_stats_obj stats; | |
260 | /* Work queue used to perform periodic tasks like getting statistics */ | |
261 | struct delayed_work work; | |
262 | ||
263 | /* Ethtool knobs and info */ | |
264 | bool rx_csum; /* BE card must perform rx-checksumming */ | |
6b7c5b94 SP |
265 | char fw_ver[FW_VER_LEN]; |
266 | u32 if_handle; /* Used to configure filtering */ | |
267 | u32 pmac_id; /* MAC addr handle used by BE card */ | |
268 | ||
cf588477 | 269 | bool eeh_err; |
a8f447bd | 270 | bool link_up; |
6b7c5b94 | 271 | u32 port_num; |
24307eef | 272 | bool promiscuous; |
71d8d1b5 | 273 | bool wol; |
dcb9b564 | 274 | u32 cap; |
9e90c961 AK |
275 | u32 rx_fc; /* Rx flow control */ |
276 | u32 tx_fc; /* Tx flow control */ | |
0dffc83e AK |
277 | int link_speed; |
278 | u8 port_type; | |
16c02145 | 279 | u8 transceiver; |
7b139c83 | 280 | u8 generation; /* BladeEngine ASIC generation */ |
6b7c5b94 SP |
281 | }; |
282 | ||
7b139c83 AK |
283 | /* BladeEngine Generation numbers */ |
284 | #define BE_GEN2 2 | |
285 | #define BE_GEN3 3 | |
286 | ||
0fc0b732 | 287 | extern const struct ethtool_ops be_ethtool_ops; |
6b7c5b94 SP |
288 | |
289 | #define drvr_stats(adapter) (&adapter->stats.drvr_stats) | |
290 | ||
eec368fb SP |
291 | static inline unsigned int be_pci_func(struct be_adapter *adapter) |
292 | { | |
293 | return PCI_FUNC(adapter->pdev->devfn); | |
294 | } | |
295 | ||
6b7c5b94 SP |
296 | #define BE_SET_NETDEV_OPS(netdev, ops) (netdev->netdev_ops = ops) |
297 | ||
6b7c5b94 SP |
298 | #define PAGE_SHIFT_4K 12 |
299 | #define PAGE_SIZE_4K (1 << PAGE_SHIFT_4K) | |
300 | ||
301 | /* Returns number of pages spanned by the data starting at the given addr */ | |
302 | #define PAGES_4K_SPANNED(_address, size) \ | |
303 | ((u32)((((size_t)(_address) & (PAGE_SIZE_4K - 1)) + \ | |
304 | (size) + (PAGE_SIZE_4K - 1)) >> PAGE_SHIFT_4K)) | |
305 | ||
306 | /* Byte offset into the page corresponding to given address */ | |
307 | #define OFFSET_IN_PAGE(addr) \ | |
308 | ((size_t)(addr) & (PAGE_SIZE_4K-1)) | |
309 | ||
310 | /* Returns bit offset within a DWORD of a bitfield */ | |
311 | #define AMAP_BIT_OFFSET(_struct, field) \ | |
312 | (((size_t)&(((_struct *)0)->field))%32) | |
313 | ||
314 | /* Returns the bit mask of the field that is NOT shifted into location. */ | |
315 | static inline u32 amap_mask(u32 bitsize) | |
316 | { | |
317 | return (bitsize == 32 ? 0xFFFFFFFF : (1 << bitsize) - 1); | |
318 | } | |
319 | ||
320 | static inline void | |
321 | amap_set(void *ptr, u32 dw_offset, u32 mask, u32 offset, u32 value) | |
322 | { | |
323 | u32 *dw = (u32 *) ptr + dw_offset; | |
324 | *dw &= ~(mask << offset); | |
325 | *dw |= (mask & value) << offset; | |
326 | } | |
327 | ||
328 | #define AMAP_SET_BITS(_struct, field, ptr, val) \ | |
329 | amap_set(ptr, \ | |
330 | offsetof(_struct, field)/32, \ | |
331 | amap_mask(sizeof(((_struct *)0)->field)), \ | |
332 | AMAP_BIT_OFFSET(_struct, field), \ | |
333 | val) | |
334 | ||
335 | static inline u32 amap_get(void *ptr, u32 dw_offset, u32 mask, u32 offset) | |
336 | { | |
337 | u32 *dw = (u32 *) ptr; | |
338 | return mask & (*(dw + dw_offset) >> offset); | |
339 | } | |
340 | ||
341 | #define AMAP_GET_BITS(_struct, field, ptr) \ | |
342 | amap_get(ptr, \ | |
343 | offsetof(_struct, field)/32, \ | |
344 | amap_mask(sizeof(((_struct *)0)->field)), \ | |
345 | AMAP_BIT_OFFSET(_struct, field)) | |
346 | ||
347 | #define be_dws_cpu_to_le(wrb, len) swap_dws(wrb, len) | |
348 | #define be_dws_le_to_cpu(wrb, len) swap_dws(wrb, len) | |
349 | static inline void swap_dws(void *wrb, int len) | |
350 | { | |
351 | #ifdef __BIG_ENDIAN | |
352 | u32 *dw = wrb; | |
353 | BUG_ON(len % 4); | |
354 | do { | |
355 | *dw = cpu_to_le32(*dw); | |
356 | dw++; | |
357 | len -= 4; | |
358 | } while (len); | |
359 | #endif /* __BIG_ENDIAN */ | |
360 | } | |
361 | ||
362 | static inline u8 is_tcp_pkt(struct sk_buff *skb) | |
363 | { | |
364 | u8 val = 0; | |
365 | ||
366 | if (ip_hdr(skb)->version == 4) | |
367 | val = (ip_hdr(skb)->protocol == IPPROTO_TCP); | |
368 | else if (ip_hdr(skb)->version == 6) | |
369 | val = (ipv6_hdr(skb)->nexthdr == NEXTHDR_TCP); | |
370 | ||
371 | return val; | |
372 | } | |
373 | ||
374 | static inline u8 is_udp_pkt(struct sk_buff *skb) | |
375 | { | |
376 | u8 val = 0; | |
377 | ||
378 | if (ip_hdr(skb)->version == 4) | |
379 | val = (ip_hdr(skb)->protocol == IPPROTO_UDP); | |
380 | else if (ip_hdr(skb)->version == 6) | |
381 | val = (ipv6_hdr(skb)->nexthdr == NEXTHDR_UDP); | |
382 | ||
383 | return val; | |
384 | } | |
385 | ||
8788fdc2 | 386 | extern void be_cq_notify(struct be_adapter *adapter, u16 qid, bool arm, |
5fb379ee | 387 | u16 num_popped); |
8788fdc2 | 388 | extern void be_link_status_update(struct be_adapter *adapter, bool link_up); |
b31c50a7 | 389 | extern void netdev_stats_update(struct be_adapter *adapter); |
84517482 | 390 | extern int be_load_fw(struct be_adapter *adapter, u8 *func); |
6b7c5b94 | 391 | #endif /* BE_H */ |