Commit | Line | Data |
---|---|---|
6b7c5b94 | 1 | /* |
d2145cde | 2 | * Copyright (C) 2005 - 2011 Emulex |
6b7c5b94 SP |
3 | * All rights reserved. |
4 | * | |
5 | * This program is free software; you can redistribute it and/or | |
6 | * modify it under the terms of the GNU General Public License version 2 | |
7 | * as published by the Free Software Foundation. The full GNU General | |
8 | * Public License is included in this distribution in the file called COPYING. | |
9 | * | |
10 | * Contact Information: | |
d2145cde | 11 | * linux-drivers@emulex.com |
6b7c5b94 | 12 | * |
d2145cde AK |
13 | * Emulex |
14 | * 3333 Susan Street | |
15 | * Costa Mesa, CA 92626 | |
6b7c5b94 SP |
16 | */ |
17 | ||
18 | /* | |
19 | * The driver sends configuration and managements command requests to the | |
20 | * firmware in the BE. These requests are communicated to the processor | |
21 | * using Work Request Blocks (WRBs) submitted to the MCC-WRB ring or via one | |
22 | * WRB inside a MAILBOX. | |
23 | * The commands are serviced by the ARM processor in the BladeEngine's MPU. | |
24 | */ | |
25 | ||
26 | struct be_sge { | |
27 | u32 pa_lo; | |
28 | u32 pa_hi; | |
29 | u32 len; | |
30 | }; | |
31 | ||
32 | #define MCC_WRB_EMBEDDED_MASK 1 /* bit 0 of dword 0*/ | |
33 | #define MCC_WRB_SGE_CNT_SHIFT 3 /* bits 3 - 7 of dword 0 */ | |
34 | #define MCC_WRB_SGE_CNT_MASK 0x1F /* bits 3 - 7 of dword 0 */ | |
35 | struct be_mcc_wrb { | |
36 | u32 embedded; /* dword 0 */ | |
37 | u32 payload_length; /* dword 1 */ | |
38 | u32 tag0; /* dword 2 */ | |
39 | u32 tag1; /* dword 3 */ | |
40 | u32 rsvd; /* dword 4 */ | |
41 | union { | |
42 | u8 embedded_payload[236]; /* used by embedded cmds */ | |
43 | struct be_sge sgl[19]; /* used by non-embedded cmds */ | |
44 | } payload; | |
45 | }; | |
46 | ||
47 | #define CQE_FLAGS_VALID_MASK (1 << 31) | |
48 | #define CQE_FLAGS_ASYNC_MASK (1 << 30) | |
49 | #define CQE_FLAGS_COMPLETED_MASK (1 << 28) | |
50 | #define CQE_FLAGS_CONSUMED_MASK (1 << 27) | |
51 | ||
52 | /* Completion Status */ | |
53 | enum { | |
2b3f291b SP |
54 | MCC_STATUS_SUCCESS = 0, |
55 | MCC_STATUS_FAILED = 1, | |
56 | MCC_STATUS_ILLEGAL_REQUEST = 2, | |
57 | MCC_STATUS_ILLEGAL_FIELD = 3, | |
58 | MCC_STATUS_INSUFFICIENT_BUFFER = 4, | |
59 | MCC_STATUS_UNAUTHORIZED_REQUEST = 5, | |
49643848 | 60 | MCC_STATUS_NOT_SUPPORTED = 66 |
6b7c5b94 SP |
61 | }; |
62 | ||
63 | #define CQE_STATUS_COMPL_MASK 0xFFFF | |
64 | #define CQE_STATUS_COMPL_SHIFT 0 /* bits 0 - 15 */ | |
65 | #define CQE_STATUS_EXTD_MASK 0xFFFF | |
f5209b44 | 66 | #define CQE_STATUS_EXTD_SHIFT 16 /* bits 16 - 31 */ |
6b7c5b94 | 67 | |
efd2e40a | 68 | struct be_mcc_compl { |
6b7c5b94 SP |
69 | u32 status; /* dword 0 */ |
70 | u32 tag0; /* dword 1 */ | |
71 | u32 tag1; /* dword 2 */ | |
72 | u32 flags; /* dword 3 */ | |
73 | }; | |
74 | ||
a8f447bd SP |
75 | /* When the async bit of mcc_compl is set, the last 4 bytes of |
76 | * mcc_compl is interpreted as follows: | |
77 | */ | |
78 | #define ASYNC_TRAILER_EVENT_CODE_SHIFT 8 /* bits 8 - 15 */ | |
79 | #define ASYNC_TRAILER_EVENT_CODE_MASK 0xFF | |
cc4ce020 SK |
80 | #define ASYNC_TRAILER_EVENT_TYPE_SHIFT 16 |
81 | #define ASYNC_TRAILER_EVENT_TYPE_MASK 0xFF | |
a8f447bd | 82 | #define ASYNC_EVENT_CODE_LINK_STATE 0x1 |
cc4ce020 SK |
83 | #define ASYNC_EVENT_CODE_GRP_5 0x5 |
84 | #define ASYNC_EVENT_QOS_SPEED 0x1 | |
85 | #define ASYNC_EVENT_COS_PRIORITY 0x2 | |
3968fa1e | 86 | #define ASYNC_EVENT_PVID_STATE 0x3 |
a8f447bd SP |
87 | struct be_async_event_trailer { |
88 | u32 code; | |
89 | }; | |
90 | ||
91 | enum { | |
92 | ASYNC_EVENT_LINK_DOWN = 0x0, | |
93 | ASYNC_EVENT_LINK_UP = 0x1 | |
94 | }; | |
95 | ||
96 | /* When the event code of an async trailer is link-state, the mcc_compl | |
97 | * must be interpreted as follows | |
98 | */ | |
99 | struct be_async_event_link_state { | |
100 | u8 physical_port; | |
101 | u8 port_link_status; | |
102 | u8 port_duplex; | |
103 | u8 port_speed; | |
104 | u8 port_fault; | |
105 | u8 rsvd0[7]; | |
106 | struct be_async_event_trailer trailer; | |
107 | } __packed; | |
108 | ||
cc4ce020 SK |
109 | /* When the event code of an async trailer is GRP-5 and event_type is QOS_SPEED |
110 | * the mcc_compl must be interpreted as follows | |
111 | */ | |
112 | struct be_async_event_grp5_qos_link_speed { | |
113 | u8 physical_port; | |
114 | u8 rsvd[5]; | |
115 | u16 qos_link_speed; | |
116 | u32 event_tag; | |
117 | struct be_async_event_trailer trailer; | |
118 | } __packed; | |
119 | ||
120 | /* When the event code of an async trailer is GRP5 and event type is | |
121 | * CoS-Priority, the mcc_compl must be interpreted as follows | |
122 | */ | |
123 | struct be_async_event_grp5_cos_priority { | |
124 | u8 physical_port; | |
125 | u8 available_priority_bmap; | |
126 | u8 reco_default_priority; | |
127 | u8 valid; | |
128 | u8 rsvd0; | |
129 | u8 event_tag; | |
130 | struct be_async_event_trailer trailer; | |
131 | } __packed; | |
132 | ||
3968fa1e AK |
133 | /* When the event code of an async trailer is GRP5 and event type is |
134 | * PVID state, the mcc_compl must be interpreted as follows | |
135 | */ | |
136 | struct be_async_event_grp5_pvid_state { | |
137 | u8 enabled; | |
138 | u8 rsvd0; | |
139 | u16 tag; | |
140 | u32 event_tag; | |
141 | u32 rsvd1; | |
142 | struct be_async_event_trailer trailer; | |
143 | } __packed; | |
144 | ||
6b7c5b94 SP |
145 | struct be_mcc_mailbox { |
146 | struct be_mcc_wrb wrb; | |
efd2e40a | 147 | struct be_mcc_compl compl; |
6b7c5b94 SP |
148 | }; |
149 | ||
150 | #define CMD_SUBSYSTEM_COMMON 0x1 | |
151 | #define CMD_SUBSYSTEM_ETH 0x3 | |
ff33a6e2 | 152 | #define CMD_SUBSYSTEM_LOWLEVEL 0xb |
6b7c5b94 SP |
153 | |
154 | #define OPCODE_COMMON_NTWK_MAC_QUERY 1 | |
155 | #define OPCODE_COMMON_NTWK_MAC_SET 2 | |
156 | #define OPCODE_COMMON_NTWK_MULTICAST_SET 3 | |
157 | #define OPCODE_COMMON_NTWK_VLAN_CONFIG 4 | |
158 | #define OPCODE_COMMON_NTWK_LINK_STATUS_QUERY 5 | |
fa9a6fed | 159 | #define OPCODE_COMMON_READ_FLASHROM 6 |
84517482 | 160 | #define OPCODE_COMMON_WRITE_FLASHROM 7 |
6b7c5b94 SP |
161 | #define OPCODE_COMMON_CQ_CREATE 12 |
162 | #define OPCODE_COMMON_EQ_CREATE 13 | |
cc4ce020 | 163 | #define OPCODE_COMMON_MCC_CREATE 21 |
e1d18735 | 164 | #define OPCODE_COMMON_SET_QOS 28 |
cc4ce020 | 165 | #define OPCODE_COMMON_MCC_CREATE_EXT 90 |
368c0ca2 | 166 | #define OPCODE_COMMON_SEEPROM_READ 30 |
9e1453c5 | 167 | #define OPCODE_COMMON_GET_CNTL_ATTRIBUTES 32 |
6b7c5b94 SP |
168 | #define OPCODE_COMMON_NTWK_RX_FILTER 34 |
169 | #define OPCODE_COMMON_GET_FW_VERSION 35 | |
170 | #define OPCODE_COMMON_SET_FLOW_CONTROL 36 | |
171 | #define OPCODE_COMMON_GET_FLOW_CONTROL 37 | |
172 | #define OPCODE_COMMON_SET_FRAME_SIZE 39 | |
173 | #define OPCODE_COMMON_MODIFY_EQ_DELAY 41 | |
174 | #define OPCODE_COMMON_FIRMWARE_CONFIG 42 | |
175 | #define OPCODE_COMMON_NTWK_INTERFACE_CREATE 50 | |
176 | #define OPCODE_COMMON_NTWK_INTERFACE_DESTROY 51 | |
5fb379ee | 177 | #define OPCODE_COMMON_MCC_DESTROY 53 |
6b7c5b94 SP |
178 | #define OPCODE_COMMON_CQ_DESTROY 54 |
179 | #define OPCODE_COMMON_EQ_DESTROY 55 | |
180 | #define OPCODE_COMMON_QUERY_FIRMWARE_CONFIG 58 | |
181 | #define OPCODE_COMMON_NTWK_PMAC_ADD 59 | |
182 | #define OPCODE_COMMON_NTWK_PMAC_DEL 60 | |
14074eab | 183 | #define OPCODE_COMMON_FUNCTION_RESET 61 |
311fddc7 | 184 | #define OPCODE_COMMON_MANAGE_FAT 68 |
fad9ab2c SB |
185 | #define OPCODE_COMMON_ENABLE_DISABLE_BEACON 69 |
186 | #define OPCODE_COMMON_GET_BEACON_STATE 70 | |
0388f251 | 187 | #define OPCODE_COMMON_READ_TRANSRECV_DATA 73 |
ee3cb629 | 188 | #define OPCODE_COMMON_GET_PHY_DETAILS 102 |
2e588f84 | 189 | #define OPCODE_COMMON_SET_DRIVER_FUNCTION_CAP 103 |
609ff3bb | 190 | #define OPCODE_COMMON_GET_CNTL_ADDITIONAL_ATTRIBUTES 121 |
485bf569 | 191 | #define OPCODE_COMMON_WRITE_OBJECT 172 |
6b7c5b94 | 192 | |
3abcdeda | 193 | #define OPCODE_ETH_RSS_CONFIG 1 |
6b7c5b94 SP |
194 | #define OPCODE_ETH_ACPI_CONFIG 2 |
195 | #define OPCODE_ETH_PROMISCUOUS 3 | |
196 | #define OPCODE_ETH_GET_STATISTICS 4 | |
197 | #define OPCODE_ETH_TX_CREATE 7 | |
198 | #define OPCODE_ETH_RX_CREATE 8 | |
199 | #define OPCODE_ETH_TX_DESTROY 9 | |
200 | #define OPCODE_ETH_RX_DESTROY 10 | |
71d8d1b5 | 201 | #define OPCODE_ETH_ACPI_WOL_MAGIC_CONFIG 12 |
005d5696 | 202 | #define OPCODE_ETH_GET_PPORT_STATS 18 |
6b7c5b94 | 203 | |
ff33a6e2 S |
204 | #define OPCODE_LOWLEVEL_HOST_DDR_DMA 17 |
205 | #define OPCODE_LOWLEVEL_LOOPBACK_TEST 18 | |
fced9999 | 206 | #define OPCODE_LOWLEVEL_SET_LOOPBACK_MODE 19 |
ff33a6e2 | 207 | |
6b7c5b94 SP |
208 | struct be_cmd_req_hdr { |
209 | u8 opcode; /* dword 0 */ | |
210 | u8 subsystem; /* dword 0 */ | |
211 | u8 port_number; /* dword 0 */ | |
212 | u8 domain; /* dword 0 */ | |
213 | u32 timeout; /* dword 1 */ | |
214 | u32 request_length; /* dword 2 */ | |
7b139c83 AK |
215 | u8 version; /* dword 3 */ |
216 | u8 rsvd[3]; /* dword 3 */ | |
6b7c5b94 SP |
217 | }; |
218 | ||
219 | #define RESP_HDR_INFO_OPCODE_SHIFT 0 /* bits 0 - 7 */ | |
220 | #define RESP_HDR_INFO_SUBSYS_SHIFT 8 /* bits 8 - 15 */ | |
221 | struct be_cmd_resp_hdr { | |
222 | u32 info; /* dword 0 */ | |
223 | u32 status; /* dword 1 */ | |
224 | u32 response_length; /* dword 2 */ | |
225 | u32 actual_resp_len; /* dword 3 */ | |
226 | }; | |
227 | ||
228 | struct phys_addr { | |
229 | u32 lo; | |
230 | u32 hi; | |
231 | }; | |
232 | ||
233 | /************************** | |
234 | * BE Command definitions * | |
235 | **************************/ | |
236 | ||
237 | /* Pseudo amap definition in which each bit of the actual structure is defined | |
238 | * as a byte: used to calculate offset/shift/mask of each field */ | |
239 | struct amap_eq_context { | |
240 | u8 cidx[13]; /* dword 0*/ | |
241 | u8 rsvd0[3]; /* dword 0*/ | |
242 | u8 epidx[13]; /* dword 0*/ | |
243 | u8 valid; /* dword 0*/ | |
244 | u8 rsvd1; /* dword 0*/ | |
245 | u8 size; /* dword 0*/ | |
246 | u8 pidx[13]; /* dword 1*/ | |
247 | u8 rsvd2[3]; /* dword 1*/ | |
248 | u8 pd[10]; /* dword 1*/ | |
249 | u8 count[3]; /* dword 1*/ | |
250 | u8 solevent; /* dword 1*/ | |
251 | u8 stalled; /* dword 1*/ | |
252 | u8 armed; /* dword 1*/ | |
253 | u8 rsvd3[4]; /* dword 2*/ | |
254 | u8 func[8]; /* dword 2*/ | |
255 | u8 rsvd4; /* dword 2*/ | |
256 | u8 delaymult[10]; /* dword 2*/ | |
257 | u8 rsvd5[2]; /* dword 2*/ | |
258 | u8 phase[2]; /* dword 2*/ | |
259 | u8 nodelay; /* dword 2*/ | |
260 | u8 rsvd6[4]; /* dword 2*/ | |
261 | u8 rsvd7[32]; /* dword 3*/ | |
262 | } __packed; | |
263 | ||
264 | struct be_cmd_req_eq_create { | |
265 | struct be_cmd_req_hdr hdr; | |
266 | u16 num_pages; /* sword */ | |
267 | u16 rsvd0; /* sword */ | |
268 | u8 context[sizeof(struct amap_eq_context) / 8]; | |
269 | struct phys_addr pages[8]; | |
270 | } __packed; | |
271 | ||
272 | struct be_cmd_resp_eq_create { | |
273 | struct be_cmd_resp_hdr resp_hdr; | |
274 | u16 eq_id; /* sword */ | |
275 | u16 rsvd0; /* sword */ | |
276 | } __packed; | |
277 | ||
278 | /******************** Mac query ***************************/ | |
279 | enum { | |
280 | MAC_ADDRESS_TYPE_STORAGE = 0x0, | |
281 | MAC_ADDRESS_TYPE_NETWORK = 0x1, | |
282 | MAC_ADDRESS_TYPE_PD = 0x2, | |
283 | MAC_ADDRESS_TYPE_MANAGEMENT = 0x3 | |
284 | }; | |
285 | ||
286 | struct mac_addr { | |
287 | u16 size_of_struct; | |
288 | u8 addr[ETH_ALEN]; | |
289 | } __packed; | |
290 | ||
291 | struct be_cmd_req_mac_query { | |
292 | struct be_cmd_req_hdr hdr; | |
293 | u8 type; | |
294 | u8 permanent; | |
295 | u16 if_id; | |
296 | } __packed; | |
297 | ||
298 | struct be_cmd_resp_mac_query { | |
299 | struct be_cmd_resp_hdr hdr; | |
300 | struct mac_addr mac; | |
301 | }; | |
302 | ||
303 | /******************** PMac Add ***************************/ | |
304 | struct be_cmd_req_pmac_add { | |
305 | struct be_cmd_req_hdr hdr; | |
306 | u32 if_id; | |
307 | u8 mac_address[ETH_ALEN]; | |
308 | u8 rsvd0[2]; | |
309 | } __packed; | |
310 | ||
311 | struct be_cmd_resp_pmac_add { | |
312 | struct be_cmd_resp_hdr hdr; | |
313 | u32 pmac_id; | |
314 | }; | |
315 | ||
316 | /******************** PMac Del ***************************/ | |
317 | struct be_cmd_req_pmac_del { | |
318 | struct be_cmd_req_hdr hdr; | |
319 | u32 if_id; | |
320 | u32 pmac_id; | |
321 | }; | |
322 | ||
323 | /******************** Create CQ ***************************/ | |
324 | /* Pseudo amap definition in which each bit of the actual structure is defined | |
325 | * as a byte: used to calculate offset/shift/mask of each field */ | |
fe6d2a38 | 326 | struct amap_cq_context_be { |
6b7c5b94 SP |
327 | u8 cidx[11]; /* dword 0*/ |
328 | u8 rsvd0; /* dword 0*/ | |
329 | u8 coalescwm[2]; /* dword 0*/ | |
330 | u8 nodelay; /* dword 0*/ | |
331 | u8 epidx[11]; /* dword 0*/ | |
332 | u8 rsvd1; /* dword 0*/ | |
333 | u8 count[2]; /* dword 0*/ | |
334 | u8 valid; /* dword 0*/ | |
335 | u8 solevent; /* dword 0*/ | |
336 | u8 eventable; /* dword 0*/ | |
337 | u8 pidx[11]; /* dword 1*/ | |
338 | u8 rsvd2; /* dword 1*/ | |
339 | u8 pd[10]; /* dword 1*/ | |
340 | u8 eqid[8]; /* dword 1*/ | |
341 | u8 stalled; /* dword 1*/ | |
342 | u8 armed; /* dword 1*/ | |
343 | u8 rsvd3[4]; /* dword 2*/ | |
344 | u8 func[8]; /* dword 2*/ | |
345 | u8 rsvd4[20]; /* dword 2*/ | |
346 | u8 rsvd5[32]; /* dword 3*/ | |
347 | } __packed; | |
348 | ||
fe6d2a38 SP |
349 | struct amap_cq_context_lancer { |
350 | u8 rsvd0[12]; /* dword 0*/ | |
351 | u8 coalescwm[2]; /* dword 0*/ | |
352 | u8 nodelay; /* dword 0*/ | |
353 | u8 rsvd1[12]; /* dword 0*/ | |
354 | u8 count[2]; /* dword 0*/ | |
355 | u8 valid; /* dword 0*/ | |
356 | u8 rsvd2; /* dword 0*/ | |
357 | u8 eventable; /* dword 0*/ | |
358 | u8 eqid[16]; /* dword 1*/ | |
359 | u8 rsvd3[15]; /* dword 1*/ | |
360 | u8 armed; /* dword 1*/ | |
361 | u8 rsvd4[32]; /* dword 2*/ | |
362 | u8 rsvd5[32]; /* dword 3*/ | |
363 | } __packed; | |
364 | ||
6b7c5b94 SP |
365 | struct be_cmd_req_cq_create { |
366 | struct be_cmd_req_hdr hdr; | |
367 | u16 num_pages; | |
fe6d2a38 SP |
368 | u8 page_size; |
369 | u8 rsvd0; | |
370 | u8 context[sizeof(struct amap_cq_context_be) / 8]; | |
6b7c5b94 SP |
371 | struct phys_addr pages[8]; |
372 | } __packed; | |
373 | ||
fe6d2a38 | 374 | |
6b7c5b94 SP |
375 | struct be_cmd_resp_cq_create { |
376 | struct be_cmd_resp_hdr hdr; | |
377 | u16 cq_id; | |
378 | u16 rsvd0; | |
379 | } __packed; | |
380 | ||
311fddc7 SK |
381 | struct be_cmd_req_get_fat { |
382 | struct be_cmd_req_hdr hdr; | |
383 | u32 fat_operation; | |
384 | u32 read_log_offset; | |
385 | u32 read_log_length; | |
386 | u32 data_buffer_size; | |
387 | u32 data_buffer[1]; | |
388 | } __packed; | |
389 | ||
390 | struct be_cmd_resp_get_fat { | |
391 | struct be_cmd_resp_hdr hdr; | |
392 | u32 log_size; | |
393 | u32 read_log_length; | |
394 | u32 rsvd[2]; | |
395 | u32 data_buffer[1]; | |
396 | } __packed; | |
397 | ||
398 | ||
5fb379ee SP |
399 | /******************** Create MCCQ ***************************/ |
400 | /* Pseudo amap definition in which each bit of the actual structure is defined | |
401 | * as a byte: used to calculate offset/shift/mask of each field */ | |
fe6d2a38 | 402 | struct amap_mcc_context_be { |
5fb379ee SP |
403 | u8 con_index[14]; |
404 | u8 rsvd0[2]; | |
405 | u8 ring_size[4]; | |
406 | u8 fetch_wrb; | |
407 | u8 fetch_r2t; | |
408 | u8 cq_id[10]; | |
409 | u8 prod_index[14]; | |
410 | u8 fid[8]; | |
411 | u8 pdid[9]; | |
412 | u8 valid; | |
413 | u8 rsvd1[32]; | |
414 | u8 rsvd2[32]; | |
415 | } __packed; | |
416 | ||
fe6d2a38 SP |
417 | struct amap_mcc_context_lancer { |
418 | u8 async_cq_id[16]; | |
419 | u8 ring_size[4]; | |
420 | u8 rsvd0[12]; | |
421 | u8 rsvd1[31]; | |
422 | u8 valid; | |
423 | u8 async_cq_valid[1]; | |
424 | u8 rsvd2[31]; | |
425 | u8 rsvd3[32]; | |
426 | } __packed; | |
427 | ||
5fb379ee | 428 | struct be_cmd_req_mcc_create { |
34b1ef04 SK |
429 | struct be_cmd_req_hdr hdr; |
430 | u16 num_pages; | |
431 | u16 cq_id; | |
432 | u8 context[sizeof(struct amap_mcc_context_be) / 8]; | |
433 | struct phys_addr pages[8]; | |
434 | } __packed; | |
435 | ||
436 | struct be_cmd_req_mcc_ext_create { | |
5fb379ee SP |
437 | struct be_cmd_req_hdr hdr; |
438 | u16 num_pages; | |
fe6d2a38 | 439 | u16 cq_id; |
cc4ce020 | 440 | u32 async_event_bitmap[1]; |
fe6d2a38 | 441 | u8 context[sizeof(struct amap_mcc_context_be) / 8]; |
5fb379ee SP |
442 | struct phys_addr pages[8]; |
443 | } __packed; | |
444 | ||
445 | struct be_cmd_resp_mcc_create { | |
446 | struct be_cmd_resp_hdr hdr; | |
447 | u16 id; | |
448 | u16 rsvd0; | |
449 | } __packed; | |
450 | ||
6b7c5b94 SP |
451 | /******************** Create TxQ ***************************/ |
452 | #define BE_ETH_TX_RING_TYPE_STANDARD 2 | |
453 | #define BE_ULP1_NUM 1 | |
454 | ||
455 | /* Pseudo amap definition in which each bit of the actual structure is defined | |
456 | * as a byte: used to calculate offset/shift/mask of each field */ | |
457 | struct amap_tx_context { | |
8b7756ca | 458 | u8 if_id[16]; /* dword 0 */ |
6b7c5b94 SP |
459 | u8 tx_ring_size[4]; /* dword 0 */ |
460 | u8 rsvd1[26]; /* dword 0 */ | |
461 | u8 pci_func_id[8]; /* dword 1 */ | |
462 | u8 rsvd2[9]; /* dword 1 */ | |
463 | u8 ctx_valid; /* dword 1 */ | |
464 | u8 cq_id_send[16]; /* dword 2 */ | |
465 | u8 rsvd3[16]; /* dword 2 */ | |
466 | u8 rsvd4[32]; /* dword 3 */ | |
467 | u8 rsvd5[32]; /* dword 4 */ | |
468 | u8 rsvd6[32]; /* dword 5 */ | |
469 | u8 rsvd7[32]; /* dword 6 */ | |
470 | u8 rsvd8[32]; /* dword 7 */ | |
471 | u8 rsvd9[32]; /* dword 8 */ | |
472 | u8 rsvd10[32]; /* dword 9 */ | |
473 | u8 rsvd11[32]; /* dword 10 */ | |
474 | u8 rsvd12[32]; /* dword 11 */ | |
475 | u8 rsvd13[32]; /* dword 12 */ | |
476 | u8 rsvd14[32]; /* dword 13 */ | |
477 | u8 rsvd15[32]; /* dword 14 */ | |
478 | u8 rsvd16[32]; /* dword 15 */ | |
479 | } __packed; | |
480 | ||
481 | struct be_cmd_req_eth_tx_create { | |
482 | struct be_cmd_req_hdr hdr; | |
483 | u8 num_pages; | |
484 | u8 ulp_num; | |
485 | u8 type; | |
486 | u8 bound_port; | |
487 | u8 context[sizeof(struct amap_tx_context) / 8]; | |
488 | struct phys_addr pages[8]; | |
489 | } __packed; | |
490 | ||
491 | struct be_cmd_resp_eth_tx_create { | |
492 | struct be_cmd_resp_hdr hdr; | |
493 | u16 cid; | |
494 | u16 rsvd0; | |
495 | } __packed; | |
496 | ||
497 | /******************** Create RxQ ***************************/ | |
498 | struct be_cmd_req_eth_rx_create { | |
499 | struct be_cmd_req_hdr hdr; | |
500 | u16 cq_id; | |
501 | u8 frag_size; | |
502 | u8 num_pages; | |
503 | struct phys_addr pages[2]; | |
504 | u32 interface_id; | |
505 | u16 max_frame_size; | |
506 | u16 rsvd0; | |
507 | u32 rss_queue; | |
508 | } __packed; | |
509 | ||
510 | struct be_cmd_resp_eth_rx_create { | |
511 | struct be_cmd_resp_hdr hdr; | |
512 | u16 id; | |
3abcdeda | 513 | u8 rss_id; |
6b7c5b94 SP |
514 | u8 rsvd0; |
515 | } __packed; | |
516 | ||
517 | /******************** Q Destroy ***************************/ | |
518 | /* Type of Queue to be destroyed */ | |
519 | enum { | |
520 | QTYPE_EQ = 1, | |
521 | QTYPE_CQ, | |
522 | QTYPE_TXQ, | |
5fb379ee SP |
523 | QTYPE_RXQ, |
524 | QTYPE_MCCQ | |
6b7c5b94 SP |
525 | }; |
526 | ||
527 | struct be_cmd_req_q_destroy { | |
528 | struct be_cmd_req_hdr hdr; | |
529 | u16 id; | |
530 | u16 bypass_flush; /* valid only for rx q destroy */ | |
531 | } __packed; | |
532 | ||
533 | /************ I/f Create (it's actually I/f Config Create)**********/ | |
534 | ||
535 | /* Capability flags for the i/f */ | |
536 | enum be_if_flags { | |
537 | BE_IF_FLAGS_RSS = 0x4, | |
538 | BE_IF_FLAGS_PROMISCUOUS = 0x8, | |
539 | BE_IF_FLAGS_BROADCAST = 0x10, | |
540 | BE_IF_FLAGS_UNTAGGED = 0x20, | |
541 | BE_IF_FLAGS_ULP = 0x40, | |
542 | BE_IF_FLAGS_VLAN_PROMISCUOUS = 0x80, | |
543 | BE_IF_FLAGS_VLAN = 0x100, | |
544 | BE_IF_FLAGS_MCAST_PROMISCUOUS = 0x200, | |
545 | BE_IF_FLAGS_PASS_L2_ERRORS = 0x400, | |
f21b538c PR |
546 | BE_IF_FLAGS_PASS_L3L4_ERRORS = 0x800, |
547 | BE_IF_FLAGS_MULTICAST = 0x1000 | |
6b7c5b94 SP |
548 | }; |
549 | ||
550 | /* An RX interface is an object with one or more MAC addresses and | |
551 | * filtering capabilities. */ | |
552 | struct be_cmd_req_if_create { | |
553 | struct be_cmd_req_hdr hdr; | |
af901ca1 | 554 | u32 version; /* ignore currently */ |
6b7c5b94 SP |
555 | u32 capability_flags; |
556 | u32 enable_flags; | |
557 | u8 mac_addr[ETH_ALEN]; | |
558 | u8 rsvd0; | |
559 | u8 pmac_invalid; /* if set, don't attach the mac addr to the i/f */ | |
560 | u32 vlan_tag; /* not used currently */ | |
561 | } __packed; | |
562 | ||
563 | struct be_cmd_resp_if_create { | |
564 | struct be_cmd_resp_hdr hdr; | |
565 | u32 interface_id; | |
566 | u32 pmac_id; | |
567 | }; | |
568 | ||
569 | /****** I/f Destroy(it's actually I/f Config Destroy )**********/ | |
570 | struct be_cmd_req_if_destroy { | |
571 | struct be_cmd_req_hdr hdr; | |
572 | u32 interface_id; | |
573 | }; | |
574 | ||
575 | /*************** HW Stats Get **********************************/ | |
89a88ab8 | 576 | struct be_port_rxf_stats_v0 { |
6b7c5b94 SP |
577 | u32 rx_bytes_lsd; /* dword 0*/ |
578 | u32 rx_bytes_msd; /* dword 1*/ | |
579 | u32 rx_total_frames; /* dword 2*/ | |
580 | u32 rx_unicast_frames; /* dword 3*/ | |
581 | u32 rx_multicast_frames; /* dword 4*/ | |
582 | u32 rx_broadcast_frames; /* dword 5*/ | |
583 | u32 rx_crc_errors; /* dword 6*/ | |
584 | u32 rx_alignment_symbol_errors; /* dword 7*/ | |
585 | u32 rx_pause_frames; /* dword 8*/ | |
586 | u32 rx_control_frames; /* dword 9*/ | |
587 | u32 rx_in_range_errors; /* dword 10*/ | |
588 | u32 rx_out_range_errors; /* dword 11*/ | |
589 | u32 rx_frame_too_long; /* dword 12*/ | |
590 | u32 rx_address_match_errors; /* dword 13*/ | |
591 | u32 rx_vlan_mismatch; /* dword 14*/ | |
592 | u32 rx_dropped_too_small; /* dword 15*/ | |
593 | u32 rx_dropped_too_short; /* dword 16*/ | |
594 | u32 rx_dropped_header_too_small; /* dword 17*/ | |
595 | u32 rx_dropped_tcp_length; /* dword 18*/ | |
596 | u32 rx_dropped_runt; /* dword 19*/ | |
597 | u32 rx_64_byte_packets; /* dword 20*/ | |
598 | u32 rx_65_127_byte_packets; /* dword 21*/ | |
599 | u32 rx_128_256_byte_packets; /* dword 22*/ | |
600 | u32 rx_256_511_byte_packets; /* dword 23*/ | |
601 | u32 rx_512_1023_byte_packets; /* dword 24*/ | |
602 | u32 rx_1024_1518_byte_packets; /* dword 25*/ | |
603 | u32 rx_1519_2047_byte_packets; /* dword 26*/ | |
604 | u32 rx_2048_4095_byte_packets; /* dword 27*/ | |
605 | u32 rx_4096_8191_byte_packets; /* dword 28*/ | |
606 | u32 rx_8192_9216_byte_packets; /* dword 29*/ | |
607 | u32 rx_ip_checksum_errs; /* dword 30*/ | |
608 | u32 rx_tcp_checksum_errs; /* dword 31*/ | |
609 | u32 rx_udp_checksum_errs; /* dword 32*/ | |
610 | u32 rx_non_rss_packets; /* dword 33*/ | |
611 | u32 rx_ipv4_packets; /* dword 34*/ | |
612 | u32 rx_ipv6_packets; /* dword 35*/ | |
613 | u32 rx_ipv4_bytes_lsd; /* dword 36*/ | |
614 | u32 rx_ipv4_bytes_msd; /* dword 37*/ | |
615 | u32 rx_ipv6_bytes_lsd; /* dword 38*/ | |
616 | u32 rx_ipv6_bytes_msd; /* dword 39*/ | |
617 | u32 rx_chute1_packets; /* dword 40*/ | |
618 | u32 rx_chute2_packets; /* dword 41*/ | |
619 | u32 rx_chute3_packets; /* dword 42*/ | |
620 | u32 rx_management_packets; /* dword 43*/ | |
621 | u32 rx_switched_unicast_packets; /* dword 44*/ | |
622 | u32 rx_switched_multicast_packets; /* dword 45*/ | |
623 | u32 rx_switched_broadcast_packets; /* dword 46*/ | |
624 | u32 tx_bytes_lsd; /* dword 47*/ | |
625 | u32 tx_bytes_msd; /* dword 48*/ | |
626 | u32 tx_unicastframes; /* dword 49*/ | |
627 | u32 tx_multicastframes; /* dword 50*/ | |
628 | u32 tx_broadcastframes; /* dword 51*/ | |
629 | u32 tx_pauseframes; /* dword 52*/ | |
630 | u32 tx_controlframes; /* dword 53*/ | |
631 | u32 tx_64_byte_packets; /* dword 54*/ | |
632 | u32 tx_65_127_byte_packets; /* dword 55*/ | |
633 | u32 tx_128_256_byte_packets; /* dword 56*/ | |
634 | u32 tx_256_511_byte_packets; /* dword 57*/ | |
635 | u32 tx_512_1023_byte_packets; /* dword 58*/ | |
636 | u32 tx_1024_1518_byte_packets; /* dword 59*/ | |
637 | u32 tx_1519_2047_byte_packets; /* dword 60*/ | |
638 | u32 tx_2048_4095_byte_packets; /* dword 61*/ | |
639 | u32 tx_4096_8191_byte_packets; /* dword 62*/ | |
640 | u32 tx_8192_9216_byte_packets; /* dword 63*/ | |
641 | u32 rx_fifo_overflow; /* dword 64*/ | |
642 | u32 rx_input_fifo_overflow; /* dword 65*/ | |
643 | }; | |
644 | ||
89a88ab8 AK |
645 | struct be_rxf_stats_v0 { |
646 | struct be_port_rxf_stats_v0 port[2]; | |
6b7c5b94 SP |
647 | u32 rx_drops_no_pbuf; /* dword 132*/ |
648 | u32 rx_drops_no_txpb; /* dword 133*/ | |
649 | u32 rx_drops_no_erx_descr; /* dword 134*/ | |
650 | u32 rx_drops_no_tpre_descr; /* dword 135*/ | |
651 | u32 management_rx_port_packets; /* dword 136*/ | |
652 | u32 management_rx_port_bytes; /* dword 137*/ | |
653 | u32 management_rx_port_pause_frames; /* dword 138*/ | |
654 | u32 management_rx_port_errors; /* dword 139*/ | |
655 | u32 management_tx_port_packets; /* dword 140*/ | |
656 | u32 management_tx_port_bytes; /* dword 141*/ | |
657 | u32 management_tx_port_pause; /* dword 142*/ | |
658 | u32 management_rx_port_rxfifo_overflow; /* dword 143*/ | |
659 | u32 rx_drops_too_many_frags; /* dword 144*/ | |
660 | u32 rx_drops_invalid_ring; /* dword 145*/ | |
661 | u32 forwarded_packets; /* dword 146*/ | |
662 | u32 rx_drops_mtu; /* dword 147*/ | |
f6c4bf3e AK |
663 | u32 rsvd0[7]; |
664 | u32 port0_jabber_events; | |
665 | u32 port1_jabber_events; | |
666 | u32 rsvd1[6]; | |
6b7c5b94 SP |
667 | }; |
668 | ||
89a88ab8 | 669 | struct be_erx_stats_v0 { |
6b7c5b94 | 670 | u32 rx_drops_no_fragments[44]; /* dwordS 0 to 43*/ |
89a88ab8 | 671 | u32 rsvd[4]; |
6b7c5b94 SP |
672 | }; |
673 | ||
f6c4bf3e AK |
674 | struct be_pmem_stats { |
675 | u32 eth_red_drops; | |
89a88ab8 | 676 | u32 rsvd[5]; |
f6c4bf3e AK |
677 | }; |
678 | ||
89a88ab8 AK |
679 | struct be_hw_stats_v0 { |
680 | struct be_rxf_stats_v0 rxf; | |
6b7c5b94 | 681 | u32 rsvd[48]; |
89a88ab8 | 682 | struct be_erx_stats_v0 erx; |
f6c4bf3e | 683 | struct be_pmem_stats pmem; |
6b7c5b94 SP |
684 | }; |
685 | ||
89a88ab8 | 686 | struct be_cmd_req_get_stats_v0 { |
6b7c5b94 | 687 | struct be_cmd_req_hdr hdr; |
89a88ab8 | 688 | u8 rsvd[sizeof(struct be_hw_stats_v0)]; |
6b7c5b94 SP |
689 | }; |
690 | ||
89a88ab8 | 691 | struct be_cmd_resp_get_stats_v0 { |
6b7c5b94 | 692 | struct be_cmd_resp_hdr hdr; |
89a88ab8 | 693 | struct be_hw_stats_v0 hw_stats; |
6b7c5b94 SP |
694 | }; |
695 | ||
ac124ff9 | 696 | struct lancer_pport_stats { |
005d5696 SX |
697 | u32 tx_packets_lo; |
698 | u32 tx_packets_hi; | |
699 | u32 tx_unicast_packets_lo; | |
700 | u32 tx_unicast_packets_hi; | |
701 | u32 tx_multicast_packets_lo; | |
702 | u32 tx_multicast_packets_hi; | |
703 | u32 tx_broadcast_packets_lo; | |
704 | u32 tx_broadcast_packets_hi; | |
705 | u32 tx_bytes_lo; | |
706 | u32 tx_bytes_hi; | |
707 | u32 tx_unicast_bytes_lo; | |
708 | u32 tx_unicast_bytes_hi; | |
709 | u32 tx_multicast_bytes_lo; | |
710 | u32 tx_multicast_bytes_hi; | |
711 | u32 tx_broadcast_bytes_lo; | |
712 | u32 tx_broadcast_bytes_hi; | |
713 | u32 tx_discards_lo; | |
714 | u32 tx_discards_hi; | |
715 | u32 tx_errors_lo; | |
716 | u32 tx_errors_hi; | |
717 | u32 tx_pause_frames_lo; | |
718 | u32 tx_pause_frames_hi; | |
719 | u32 tx_pause_on_frames_lo; | |
720 | u32 tx_pause_on_frames_hi; | |
721 | u32 tx_pause_off_frames_lo; | |
722 | u32 tx_pause_off_frames_hi; | |
723 | u32 tx_internal_mac_errors_lo; | |
724 | u32 tx_internal_mac_errors_hi; | |
725 | u32 tx_control_frames_lo; | |
726 | u32 tx_control_frames_hi; | |
727 | u32 tx_packets_64_bytes_lo; | |
728 | u32 tx_packets_64_bytes_hi; | |
729 | u32 tx_packets_65_to_127_bytes_lo; | |
730 | u32 tx_packets_65_to_127_bytes_hi; | |
731 | u32 tx_packets_128_to_255_bytes_lo; | |
732 | u32 tx_packets_128_to_255_bytes_hi; | |
733 | u32 tx_packets_256_to_511_bytes_lo; | |
734 | u32 tx_packets_256_to_511_bytes_hi; | |
735 | u32 tx_packets_512_to_1023_bytes_lo; | |
736 | u32 tx_packets_512_to_1023_bytes_hi; | |
737 | u32 tx_packets_1024_to_1518_bytes_lo; | |
738 | u32 tx_packets_1024_to_1518_bytes_hi; | |
739 | u32 tx_packets_1519_to_2047_bytes_lo; | |
740 | u32 tx_packets_1519_to_2047_bytes_hi; | |
741 | u32 tx_packets_2048_to_4095_bytes_lo; | |
742 | u32 tx_packets_2048_to_4095_bytes_hi; | |
743 | u32 tx_packets_4096_to_8191_bytes_lo; | |
744 | u32 tx_packets_4096_to_8191_bytes_hi; | |
745 | u32 tx_packets_8192_to_9216_bytes_lo; | |
746 | u32 tx_packets_8192_to_9216_bytes_hi; | |
747 | u32 tx_lso_packets_lo; | |
748 | u32 tx_lso_packets_hi; | |
749 | u32 rx_packets_lo; | |
750 | u32 rx_packets_hi; | |
751 | u32 rx_unicast_packets_lo; | |
752 | u32 rx_unicast_packets_hi; | |
753 | u32 rx_multicast_packets_lo; | |
754 | u32 rx_multicast_packets_hi; | |
755 | u32 rx_broadcast_packets_lo; | |
756 | u32 rx_broadcast_packets_hi; | |
757 | u32 rx_bytes_lo; | |
758 | u32 rx_bytes_hi; | |
759 | u32 rx_unicast_bytes_lo; | |
760 | u32 rx_unicast_bytes_hi; | |
761 | u32 rx_multicast_bytes_lo; | |
762 | u32 rx_multicast_bytes_hi; | |
763 | u32 rx_broadcast_bytes_lo; | |
764 | u32 rx_broadcast_bytes_hi; | |
765 | u32 rx_unknown_protos; | |
766 | u32 rsvd_69; /* Word 69 is reserved */ | |
767 | u32 rx_discards_lo; | |
768 | u32 rx_discards_hi; | |
769 | u32 rx_errors_lo; | |
770 | u32 rx_errors_hi; | |
771 | u32 rx_crc_errors_lo; | |
772 | u32 rx_crc_errors_hi; | |
773 | u32 rx_alignment_errors_lo; | |
774 | u32 rx_alignment_errors_hi; | |
775 | u32 rx_symbol_errors_lo; | |
776 | u32 rx_symbol_errors_hi; | |
777 | u32 rx_pause_frames_lo; | |
778 | u32 rx_pause_frames_hi; | |
779 | u32 rx_pause_on_frames_lo; | |
780 | u32 rx_pause_on_frames_hi; | |
781 | u32 rx_pause_off_frames_lo; | |
782 | u32 rx_pause_off_frames_hi; | |
783 | u32 rx_frames_too_long_lo; | |
784 | u32 rx_frames_too_long_hi; | |
785 | u32 rx_internal_mac_errors_lo; | |
786 | u32 rx_internal_mac_errors_hi; | |
787 | u32 rx_undersize_packets; | |
788 | u32 rx_oversize_packets; | |
789 | u32 rx_fragment_packets; | |
790 | u32 rx_jabbers; | |
791 | u32 rx_control_frames_lo; | |
792 | u32 rx_control_frames_hi; | |
793 | u32 rx_control_frames_unknown_opcode_lo; | |
794 | u32 rx_control_frames_unknown_opcode_hi; | |
795 | u32 rx_in_range_errors; | |
796 | u32 rx_out_of_range_errors; | |
797 | u32 rx_address_match_errors; | |
798 | u32 rx_vlan_mismatch_errors; | |
799 | u32 rx_dropped_too_small; | |
800 | u32 rx_dropped_too_short; | |
801 | u32 rx_dropped_header_too_small; | |
802 | u32 rx_dropped_invalid_tcp_length; | |
803 | u32 rx_dropped_runt; | |
804 | u32 rx_ip_checksum_errors; | |
805 | u32 rx_tcp_checksum_errors; | |
806 | u32 rx_udp_checksum_errors; | |
807 | u32 rx_non_rss_packets; | |
808 | u32 rsvd_111; | |
809 | u32 rx_ipv4_packets_lo; | |
810 | u32 rx_ipv4_packets_hi; | |
811 | u32 rx_ipv6_packets_lo; | |
812 | u32 rx_ipv6_packets_hi; | |
813 | u32 rx_ipv4_bytes_lo; | |
814 | u32 rx_ipv4_bytes_hi; | |
815 | u32 rx_ipv6_bytes_lo; | |
816 | u32 rx_ipv6_bytes_hi; | |
817 | u32 rx_nic_packets_lo; | |
818 | u32 rx_nic_packets_hi; | |
819 | u32 rx_tcp_packets_lo; | |
820 | u32 rx_tcp_packets_hi; | |
821 | u32 rx_iscsi_packets_lo; | |
822 | u32 rx_iscsi_packets_hi; | |
823 | u32 rx_management_packets_lo; | |
824 | u32 rx_management_packets_hi; | |
825 | u32 rx_switched_unicast_packets_lo; | |
826 | u32 rx_switched_unicast_packets_hi; | |
827 | u32 rx_switched_multicast_packets_lo; | |
828 | u32 rx_switched_multicast_packets_hi; | |
829 | u32 rx_switched_broadcast_packets_lo; | |
830 | u32 rx_switched_broadcast_packets_hi; | |
831 | u32 num_forwards_lo; | |
832 | u32 num_forwards_hi; | |
833 | u32 rx_fifo_overflow; | |
834 | u32 rx_input_fifo_overflow; | |
835 | u32 rx_drops_too_many_frags_lo; | |
836 | u32 rx_drops_too_many_frags_hi; | |
837 | u32 rx_drops_invalid_queue; | |
838 | u32 rsvd_141; | |
839 | u32 rx_drops_mtu_lo; | |
840 | u32 rx_drops_mtu_hi; | |
841 | u32 rx_packets_64_bytes_lo; | |
842 | u32 rx_packets_64_bytes_hi; | |
843 | u32 rx_packets_65_to_127_bytes_lo; | |
844 | u32 rx_packets_65_to_127_bytes_hi; | |
845 | u32 rx_packets_128_to_255_bytes_lo; | |
846 | u32 rx_packets_128_to_255_bytes_hi; | |
847 | u32 rx_packets_256_to_511_bytes_lo; | |
848 | u32 rx_packets_256_to_511_bytes_hi; | |
849 | u32 rx_packets_512_to_1023_bytes_lo; | |
850 | u32 rx_packets_512_to_1023_bytes_hi; | |
851 | u32 rx_packets_1024_to_1518_bytes_lo; | |
852 | u32 rx_packets_1024_to_1518_bytes_hi; | |
853 | u32 rx_packets_1519_to_2047_bytes_lo; | |
854 | u32 rx_packets_1519_to_2047_bytes_hi; | |
855 | u32 rx_packets_2048_to_4095_bytes_lo; | |
856 | u32 rx_packets_2048_to_4095_bytes_hi; | |
857 | u32 rx_packets_4096_to_8191_bytes_lo; | |
858 | u32 rx_packets_4096_to_8191_bytes_hi; | |
859 | u32 rx_packets_8192_to_9216_bytes_lo; | |
860 | u32 rx_packets_8192_to_9216_bytes_hi; | |
861 | }; | |
862 | ||
863 | struct pport_stats_params { | |
864 | u16 pport_num; | |
865 | u8 rsvd; | |
866 | u8 reset_stats; | |
867 | }; | |
868 | ||
869 | struct lancer_cmd_req_pport_stats { | |
870 | struct be_cmd_req_hdr hdr; | |
871 | union { | |
872 | struct pport_stats_params params; | |
ac124ff9 | 873 | u8 rsvd[sizeof(struct lancer_pport_stats)]; |
005d5696 SX |
874 | } cmd_params; |
875 | }; | |
876 | ||
877 | struct lancer_cmd_resp_pport_stats { | |
878 | struct be_cmd_resp_hdr hdr; | |
ac124ff9 | 879 | struct lancer_pport_stats pport_stats; |
005d5696 SX |
880 | }; |
881 | ||
ac124ff9 | 882 | static inline struct lancer_pport_stats* |
005d5696 SX |
883 | pport_stats_from_cmd(struct be_adapter *adapter) |
884 | { | |
885 | struct lancer_cmd_resp_pport_stats *cmd = adapter->stats_cmd.va; | |
886 | return &cmd->pport_stats; | |
887 | } | |
888 | ||
609ff3bb AK |
889 | struct be_cmd_req_get_cntl_addnl_attribs { |
890 | struct be_cmd_req_hdr hdr; | |
891 | u8 rsvd[8]; | |
892 | }; | |
893 | ||
894 | struct be_cmd_resp_get_cntl_addnl_attribs { | |
895 | struct be_cmd_resp_hdr hdr; | |
896 | u16 ipl_file_number; | |
897 | u8 ipl_file_version; | |
898 | u8 rsvd0; | |
899 | u8 on_die_temperature; /* in degrees centigrade*/ | |
900 | u8 rsvd1[3]; | |
901 | }; | |
902 | ||
6b7c5b94 SP |
903 | struct be_cmd_req_vlan_config { |
904 | struct be_cmd_req_hdr hdr; | |
905 | u8 interface_id; | |
906 | u8 promiscuous; | |
907 | u8 untagged; | |
908 | u8 num_vlan; | |
909 | u16 normal_vlan[64]; | |
910 | } __packed; | |
911 | ||
e7b909a6 SP |
912 | /******************** Multicast MAC Config *******************/ |
913 | #define BE_MAX_MC 64 /* set mcast promisc if > 64 */ | |
6b7c5b94 SP |
914 | struct macaddr { |
915 | u8 byte[ETH_ALEN]; | |
916 | }; | |
917 | ||
918 | struct be_cmd_req_mcast_mac_config { | |
919 | struct be_cmd_req_hdr hdr; | |
920 | u16 num_mac; | |
921 | u8 promiscuous; | |
922 | u8 interface_id; | |
e7b909a6 | 923 | struct macaddr mac[BE_MAX_MC]; |
6b7c5b94 SP |
924 | } __packed; |
925 | ||
ecd0bf0f PR |
926 | /******************* RX FILTER ******************************/ |
927 | struct be_cmd_req_rx_filter { | |
928 | struct be_cmd_req_hdr hdr; | |
929 | u32 global_flags_mask; | |
930 | u32 global_flags; | |
931 | u32 if_flags_mask; | |
932 | u32 if_flags; | |
933 | u32 if_id; | |
934 | u32 multicast_num; | |
935 | struct macaddr mac[BE_MAX_MC]; | |
936 | }; | |
937 | ||
938 | ||
6b7c5b94 SP |
939 | /******************** Link Status Query *******************/ |
940 | struct be_cmd_req_link_status { | |
941 | struct be_cmd_req_hdr hdr; | |
942 | u32 rsvd; | |
943 | }; | |
944 | ||
6b7c5b94 SP |
945 | enum { |
946 | PHY_LINK_DUPLEX_NONE = 0x0, | |
947 | PHY_LINK_DUPLEX_HALF = 0x1, | |
948 | PHY_LINK_DUPLEX_FULL = 0x2 | |
949 | }; | |
950 | ||
951 | enum { | |
952 | PHY_LINK_SPEED_ZERO = 0x0, /* => No link */ | |
953 | PHY_LINK_SPEED_10MBPS = 0x1, | |
954 | PHY_LINK_SPEED_100MBPS = 0x2, | |
955 | PHY_LINK_SPEED_1GBPS = 0x3, | |
956 | PHY_LINK_SPEED_10GBPS = 0x4 | |
957 | }; | |
958 | ||
959 | struct be_cmd_resp_link_status { | |
960 | struct be_cmd_resp_hdr hdr; | |
961 | u8 physical_port; | |
962 | u8 mac_duplex; | |
963 | u8 mac_speed; | |
964 | u8 mac_fault; | |
965 | u8 mgmt_mac_duplex; | |
966 | u8 mgmt_mac_speed; | |
0388f251 SB |
967 | u16 link_speed; |
968 | u32 rsvd0; | |
6b7c5b94 SP |
969 | } __packed; |
970 | ||
0388f251 SB |
971 | /******************** Port Identification ***************************/ |
972 | /* Identifies the type of port attached to NIC */ | |
973 | struct be_cmd_req_port_type { | |
974 | struct be_cmd_req_hdr hdr; | |
975 | u32 page_num; | |
976 | u32 port; | |
977 | }; | |
978 | ||
979 | enum { | |
980 | TR_PAGE_A0 = 0xa0, | |
981 | TR_PAGE_A2 = 0xa2 | |
982 | }; | |
983 | ||
984 | struct be_cmd_resp_port_type { | |
985 | struct be_cmd_resp_hdr hdr; | |
986 | u32 page_num; | |
987 | u32 port; | |
988 | struct data { | |
989 | u8 identifier; | |
990 | u8 identifier_ext; | |
991 | u8 connector; | |
992 | u8 transceiver[8]; | |
993 | u8 rsvd0[3]; | |
994 | u8 length_km; | |
995 | u8 length_hm; | |
996 | u8 length_om1; | |
997 | u8 length_om2; | |
998 | u8 length_cu; | |
999 | u8 length_cu_m; | |
1000 | u8 vendor_name[16]; | |
1001 | u8 rsvd; | |
1002 | u8 vendor_oui[3]; | |
1003 | u8 vendor_pn[16]; | |
1004 | u8 vendor_rev[4]; | |
1005 | } data; | |
1006 | }; | |
1007 | ||
6b7c5b94 | 1008 | /******************** Get FW Version *******************/ |
6b7c5b94 SP |
1009 | struct be_cmd_req_get_fw_version { |
1010 | struct be_cmd_req_hdr hdr; | |
1011 | u8 rsvd0[FW_VER_LEN]; | |
1012 | u8 rsvd1[FW_VER_LEN]; | |
1013 | } __packed; | |
1014 | ||
1015 | struct be_cmd_resp_get_fw_version { | |
1016 | struct be_cmd_resp_hdr hdr; | |
1017 | u8 firmware_version_string[FW_VER_LEN]; | |
1018 | u8 fw_on_flash_version_string[FW_VER_LEN]; | |
1019 | } __packed; | |
1020 | ||
1021 | /******************** Set Flow Contrl *******************/ | |
1022 | struct be_cmd_req_set_flow_control { | |
1023 | struct be_cmd_req_hdr hdr; | |
1024 | u16 tx_flow_control; | |
1025 | u16 rx_flow_control; | |
1026 | } __packed; | |
1027 | ||
1028 | /******************** Get Flow Contrl *******************/ | |
1029 | struct be_cmd_req_get_flow_control { | |
1030 | struct be_cmd_req_hdr hdr; | |
1031 | u32 rsvd; | |
1032 | }; | |
1033 | ||
1034 | struct be_cmd_resp_get_flow_control { | |
1035 | struct be_cmd_resp_hdr hdr; | |
1036 | u16 tx_flow_control; | |
1037 | u16 rx_flow_control; | |
1038 | } __packed; | |
1039 | ||
1040 | /******************** Modify EQ Delay *******************/ | |
1041 | struct be_cmd_req_modify_eq_delay { | |
1042 | struct be_cmd_req_hdr hdr; | |
1043 | u32 num_eq; | |
1044 | struct { | |
1045 | u32 eq_id; | |
1046 | u32 phase; | |
1047 | u32 delay_multiplier; | |
1048 | } delay[8]; | |
1049 | } __packed; | |
1050 | ||
1051 | struct be_cmd_resp_modify_eq_delay { | |
1052 | struct be_cmd_resp_hdr hdr; | |
1053 | u32 rsvd0; | |
1054 | } __packed; | |
1055 | ||
1056 | /******************** Get FW Config *******************/ | |
3abcdeda | 1057 | #define BE_FUNCTION_CAPS_RSS 0x2 |
6b7c5b94 SP |
1058 | struct be_cmd_req_query_fw_cfg { |
1059 | struct be_cmd_req_hdr hdr; | |
3abcdeda | 1060 | u32 rsvd[31]; |
6b7c5b94 SP |
1061 | }; |
1062 | ||
1063 | struct be_cmd_resp_query_fw_cfg { | |
1064 | struct be_cmd_resp_hdr hdr; | |
1065 | u32 be_config_number; | |
1066 | u32 asic_revision; | |
1067 | u32 phys_port; | |
3486be29 | 1068 | u32 function_mode; |
6b7c5b94 | 1069 | u32 rsvd[26]; |
3abcdeda SP |
1070 | u32 function_caps; |
1071 | }; | |
1072 | ||
1073 | /******************** RSS Config *******************/ | |
1074 | /* RSS types */ | |
1075 | #define RSS_ENABLE_NONE 0x0 | |
1076 | #define RSS_ENABLE_IPV4 0x1 | |
1077 | #define RSS_ENABLE_TCP_IPV4 0x2 | |
1078 | #define RSS_ENABLE_IPV6 0x4 | |
1079 | #define RSS_ENABLE_TCP_IPV6 0x8 | |
1080 | ||
1081 | struct be_cmd_req_rss_config { | |
1082 | struct be_cmd_req_hdr hdr; | |
1083 | u32 if_id; | |
1084 | u16 enable_rss; | |
1085 | u16 cpu_table_size_log2; | |
1086 | u32 hash[10]; | |
1087 | u8 cpu_table[128]; | |
1088 | u8 flush; | |
1089 | u8 rsvd0[3]; | |
6b7c5b94 SP |
1090 | }; |
1091 | ||
fad9ab2c SB |
1092 | /******************** Port Beacon ***************************/ |
1093 | ||
1094 | #define BEACON_STATE_ENABLED 0x1 | |
1095 | #define BEACON_STATE_DISABLED 0x0 | |
1096 | ||
1097 | struct be_cmd_req_enable_disable_beacon { | |
1098 | struct be_cmd_req_hdr hdr; | |
1099 | u8 port_num; | |
1100 | u8 beacon_state; | |
1101 | u8 beacon_duration; | |
1102 | u8 status_duration; | |
1103 | } __packed; | |
1104 | ||
1105 | struct be_cmd_resp_enable_disable_beacon { | |
1106 | struct be_cmd_resp_hdr resp_hdr; | |
1107 | u32 rsvd0; | |
1108 | } __packed; | |
1109 | ||
1110 | struct be_cmd_req_get_beacon_state { | |
1111 | struct be_cmd_req_hdr hdr; | |
1112 | u8 port_num; | |
1113 | u8 rsvd0; | |
1114 | u16 rsvd1; | |
1115 | } __packed; | |
1116 | ||
1117 | struct be_cmd_resp_get_beacon_state { | |
1118 | struct be_cmd_resp_hdr resp_hdr; | |
1119 | u8 beacon_state; | |
1120 | u8 rsvd0[3]; | |
1121 | } __packed; | |
1122 | ||
84517482 AK |
1123 | /****************** Firmware Flash ******************/ |
1124 | struct flashrom_params { | |
1125 | u32 op_code; | |
1126 | u32 op_type; | |
1127 | u32 data_buf_size; | |
1128 | u32 offset; | |
1129 | u8 data_buf[4]; | |
1130 | }; | |
1131 | ||
1132 | struct be_cmd_write_flashrom { | |
1133 | struct be_cmd_req_hdr hdr; | |
1134 | struct flashrom_params params; | |
1135 | }; | |
1136 | ||
485bf569 SN |
1137 | /**************** Lancer Firmware Flash ************/ |
1138 | struct amap_lancer_write_obj_context { | |
1139 | u8 write_length[24]; | |
1140 | u8 reserved1[7]; | |
1141 | u8 eof; | |
1142 | } __packed; | |
1143 | ||
1144 | struct lancer_cmd_req_write_object { | |
1145 | struct be_cmd_req_hdr hdr; | |
1146 | u8 context[sizeof(struct amap_lancer_write_obj_context) / 8]; | |
1147 | u32 write_offset; | |
1148 | u8 object_name[104]; | |
1149 | u32 descriptor_count; | |
1150 | u32 buf_len; | |
1151 | u32 addr_low; | |
1152 | u32 addr_high; | |
1153 | }; | |
1154 | ||
1155 | struct lancer_cmd_resp_write_object { | |
1156 | u8 opcode; | |
1157 | u8 subsystem; | |
1158 | u8 rsvd1[2]; | |
1159 | u8 status; | |
1160 | u8 additional_status; | |
1161 | u8 rsvd2[2]; | |
1162 | u32 resp_len; | |
1163 | u32 actual_resp_len; | |
1164 | u32 actual_write_len; | |
1165 | }; | |
1166 | ||
71d8d1b5 AK |
1167 | /************************ WOL *******************************/ |
1168 | struct be_cmd_req_acpi_wol_magic_config{ | |
1169 | struct be_cmd_req_hdr hdr; | |
1170 | u32 rsvd0[145]; | |
1171 | u8 magic_mac[6]; | |
1172 | u8 rsvd2[2]; | |
1173 | } __packed; | |
1174 | ||
ff33a6e2 S |
1175 | /********************** LoopBack test *********************/ |
1176 | struct be_cmd_req_loopback_test { | |
1177 | struct be_cmd_req_hdr hdr; | |
1178 | u32 loopback_type; | |
1179 | u32 num_pkts; | |
1180 | u64 pattern; | |
1181 | u32 src_port; | |
1182 | u32 dest_port; | |
1183 | u32 pkt_size; | |
1184 | }; | |
1185 | ||
1186 | struct be_cmd_resp_loopback_test { | |
1187 | struct be_cmd_resp_hdr resp_hdr; | |
1188 | u32 status; | |
1189 | u32 num_txfer; | |
1190 | u32 num_rx; | |
1191 | u32 miscomp_off; | |
1192 | u32 ticks_compl; | |
1193 | }; | |
1194 | ||
fced9999 SB |
1195 | struct be_cmd_req_set_lmode { |
1196 | struct be_cmd_req_hdr hdr; | |
1197 | u8 src_port; | |
1198 | u8 dest_port; | |
1199 | u8 loopback_type; | |
1200 | u8 loopback_state; | |
1201 | }; | |
1202 | ||
1203 | struct be_cmd_resp_set_lmode { | |
1204 | struct be_cmd_resp_hdr resp_hdr; | |
1205 | u8 rsvd0[4]; | |
1206 | }; | |
1207 | ||
ff33a6e2 S |
1208 | /********************** DDR DMA test *********************/ |
1209 | struct be_cmd_req_ddrdma_test { | |
1210 | struct be_cmd_req_hdr hdr; | |
1211 | u64 pattern; | |
1212 | u32 byte_count; | |
1213 | u32 rsvd0; | |
1214 | u8 snd_buff[4096]; | |
1215 | u8 rsvd1[4096]; | |
1216 | }; | |
1217 | ||
1218 | struct be_cmd_resp_ddrdma_test { | |
1219 | struct be_cmd_resp_hdr hdr; | |
1220 | u64 pattern; | |
1221 | u32 byte_cnt; | |
1222 | u32 snd_err; | |
1223 | u8 rsvd0[4096]; | |
1224 | u8 rcv_buff[4096]; | |
1225 | }; | |
1226 | ||
368c0ca2 SB |
1227 | /*********************** SEEPROM Read ***********************/ |
1228 | ||
1229 | #define BE_READ_SEEPROM_LEN 1024 | |
1230 | struct be_cmd_req_seeprom_read { | |
1231 | struct be_cmd_req_hdr hdr; | |
1232 | u8 rsvd0[BE_READ_SEEPROM_LEN]; | |
1233 | }; | |
1234 | ||
1235 | struct be_cmd_resp_seeprom_read { | |
1236 | struct be_cmd_req_hdr hdr; | |
1237 | u8 seeprom_data[BE_READ_SEEPROM_LEN]; | |
1238 | }; | |
1239 | ||
ee3cb629 AK |
1240 | enum { |
1241 | PHY_TYPE_CX4_10GB = 0, | |
1242 | PHY_TYPE_XFP_10GB, | |
1243 | PHY_TYPE_SFP_1GB, | |
1244 | PHY_TYPE_SFP_PLUS_10GB, | |
1245 | PHY_TYPE_KR_10GB, | |
1246 | PHY_TYPE_KX4_10GB, | |
1247 | PHY_TYPE_BASET_10GB, | |
1248 | PHY_TYPE_BASET_1GB, | |
1249 | PHY_TYPE_DISABLED = 255 | |
1250 | }; | |
1251 | ||
1252 | struct be_cmd_req_get_phy_info { | |
1253 | struct be_cmd_req_hdr hdr; | |
1254 | u8 rsvd0[24]; | |
1255 | }; | |
1256 | struct be_cmd_resp_get_phy_info { | |
1257 | struct be_cmd_req_hdr hdr; | |
1258 | u16 phy_type; | |
1259 | u16 interface_type; | |
1260 | u32 misc_params; | |
1261 | u32 future_use[4]; | |
1262 | }; | |
1263 | ||
e1d18735 AK |
1264 | /*********************** Set QOS ***********************/ |
1265 | ||
1266 | #define BE_QOS_BITS_NIC 1 | |
1267 | ||
1268 | struct be_cmd_req_set_qos { | |
1269 | struct be_cmd_req_hdr hdr; | |
1270 | u32 valid_bits; | |
1271 | u32 max_bps_nic; | |
1272 | u32 rsvd[7]; | |
1273 | }; | |
1274 | ||
1275 | struct be_cmd_resp_set_qos { | |
1276 | struct be_cmd_resp_hdr hdr; | |
1277 | u32 rsvd; | |
1278 | }; | |
1279 | ||
9e1453c5 AK |
1280 | /*********************** Controller Attributes ***********************/ |
1281 | struct be_cmd_req_cntl_attribs { | |
1282 | struct be_cmd_req_hdr hdr; | |
1283 | }; | |
1284 | ||
1285 | struct be_cmd_resp_cntl_attribs { | |
1286 | struct be_cmd_resp_hdr hdr; | |
1287 | struct mgmt_controller_attrib attribs; | |
1288 | }; | |
1289 | ||
2e588f84 SP |
1290 | /*********************** Set driver function ***********************/ |
1291 | #define CAPABILITY_SW_TIMESTAMPS 2 | |
1292 | #define CAPABILITY_BE3_NATIVE_ERX_API 4 | |
1293 | ||
1294 | struct be_cmd_req_set_func_cap { | |
1295 | struct be_cmd_req_hdr hdr; | |
1296 | u32 valid_cap_flags; | |
1297 | u32 cap_flags; | |
1298 | u8 rsvd[212]; | |
1299 | }; | |
1300 | ||
1301 | struct be_cmd_resp_set_func_cap { | |
1302 | struct be_cmd_resp_hdr hdr; | |
1303 | u32 valid_cap_flags; | |
1304 | u32 cap_flags; | |
1305 | u8 rsvd[212]; | |
1306 | }; | |
1307 | ||
89a88ab8 AK |
1308 | /*************** HW Stats Get v1 **********************************/ |
1309 | #define BE_TXP_SW_SZ 48 | |
1310 | struct be_port_rxf_stats_v1 { | |
1311 | u32 rsvd0[12]; | |
1312 | u32 rx_crc_errors; | |
1313 | u32 rx_alignment_symbol_errors; | |
1314 | u32 rx_pause_frames; | |
1315 | u32 rx_priority_pause_frames; | |
1316 | u32 rx_control_frames; | |
1317 | u32 rx_in_range_errors; | |
1318 | u32 rx_out_range_errors; | |
1319 | u32 rx_frame_too_long; | |
1320 | u32 rx_address_match_errors; | |
1321 | u32 rx_dropped_too_small; | |
1322 | u32 rx_dropped_too_short; | |
1323 | u32 rx_dropped_header_too_small; | |
1324 | u32 rx_dropped_tcp_length; | |
1325 | u32 rx_dropped_runt; | |
1326 | u32 rsvd1[10]; | |
1327 | u32 rx_ip_checksum_errs; | |
1328 | u32 rx_tcp_checksum_errs; | |
1329 | u32 rx_udp_checksum_errs; | |
1330 | u32 rsvd2[7]; | |
1331 | u32 rx_switched_unicast_packets; | |
1332 | u32 rx_switched_multicast_packets; | |
1333 | u32 rx_switched_broadcast_packets; | |
1334 | u32 rsvd3[3]; | |
1335 | u32 tx_pauseframes; | |
1336 | u32 tx_priority_pauseframes; | |
1337 | u32 tx_controlframes; | |
1338 | u32 rsvd4[10]; | |
1339 | u32 rxpp_fifo_overflow_drop; | |
1340 | u32 rx_input_fifo_overflow_drop; | |
1341 | u32 pmem_fifo_overflow_drop; | |
1342 | u32 jabber_events; | |
1343 | u32 rsvd5[3]; | |
1344 | }; | |
1345 | ||
1346 | ||
1347 | struct be_rxf_stats_v1 { | |
1348 | struct be_port_rxf_stats_v1 port[4]; | |
1349 | u32 rsvd0[2]; | |
1350 | u32 rx_drops_no_pbuf; | |
1351 | u32 rx_drops_no_txpb; | |
1352 | u32 rx_drops_no_erx_descr; | |
1353 | u32 rx_drops_no_tpre_descr; | |
1354 | u32 rsvd1[6]; | |
1355 | u32 rx_drops_too_many_frags; | |
1356 | u32 rx_drops_invalid_ring; | |
1357 | u32 forwarded_packets; | |
1358 | u32 rx_drops_mtu; | |
1359 | u32 rsvd2[14]; | |
1360 | }; | |
1361 | ||
1362 | struct be_erx_stats_v1 { | |
1363 | u32 rx_drops_no_fragments[68]; /* dwordS 0 to 67*/ | |
1364 | u32 rsvd[4]; | |
1365 | }; | |
1366 | ||
1367 | struct be_hw_stats_v1 { | |
1368 | struct be_rxf_stats_v1 rxf; | |
1369 | u32 rsvd0[BE_TXP_SW_SZ]; | |
1370 | struct be_erx_stats_v1 erx; | |
1371 | struct be_pmem_stats pmem; | |
1372 | u32 rsvd1[3]; | |
1373 | }; | |
1374 | ||
1375 | struct be_cmd_req_get_stats_v1 { | |
1376 | struct be_cmd_req_hdr hdr; | |
1377 | u8 rsvd[sizeof(struct be_hw_stats_v1)]; | |
1378 | }; | |
1379 | ||
1380 | struct be_cmd_resp_get_stats_v1 { | |
1381 | struct be_cmd_resp_hdr hdr; | |
1382 | struct be_hw_stats_v1 hw_stats; | |
1383 | }; | |
1384 | ||
ac124ff9 | 1385 | static inline void *hw_stats_from_cmd(struct be_adapter *adapter) |
89a88ab8 AK |
1386 | { |
1387 | if (adapter->generation == BE_GEN3) { | |
1388 | struct be_cmd_resp_get_stats_v1 *cmd = adapter->stats_cmd.va; | |
1389 | ||
1390 | return &cmd->hw_stats; | |
1391 | } else { | |
1392 | struct be_cmd_resp_get_stats_v0 *cmd = adapter->stats_cmd.va; | |
1393 | ||
1394 | return &cmd->hw_stats; | |
1395 | } | |
1396 | } | |
1397 | ||
89a88ab8 AK |
1398 | static inline void *be_erx_stats_from_cmd(struct be_adapter *adapter) |
1399 | { | |
1400 | if (adapter->generation == BE_GEN3) { | |
1401 | struct be_hw_stats_v1 *hw_stats = hw_stats_from_cmd(adapter); | |
1402 | ||
1403 | return &hw_stats->erx; | |
1404 | } else { | |
1405 | struct be_hw_stats_v0 *hw_stats = hw_stats_from_cmd(adapter); | |
1406 | ||
1407 | return &hw_stats->erx; | |
1408 | } | |
1409 | } | |
1410 | ||
8788fdc2 SP |
1411 | extern int be_pci_fnum_get(struct be_adapter *adapter); |
1412 | extern int be_cmd_POST(struct be_adapter *adapter); | |
1413 | extern int be_cmd_mac_addr_query(struct be_adapter *adapter, u8 *mac_addr, | |
6b7c5b94 | 1414 | u8 type, bool permanent, u32 if_handle); |
8788fdc2 | 1415 | extern int be_cmd_pmac_add(struct be_adapter *adapter, u8 *mac_addr, |
f8617e08 AK |
1416 | u32 if_id, u32 *pmac_id, u32 domain); |
1417 | extern int be_cmd_pmac_del(struct be_adapter *adapter, u32 if_id, | |
1418 | u32 pmac_id, u32 domain); | |
73d540f2 SP |
1419 | extern int be_cmd_if_create(struct be_adapter *adapter, u32 cap_flags, |
1420 | u32 en_flags, u8 *mac, bool pmac_invalid, | |
ba343c77 | 1421 | u32 *if_handle, u32 *pmac_id, u32 domain); |
658681f7 AK |
1422 | extern int be_cmd_if_destroy(struct be_adapter *adapter, u32 if_handle, |
1423 | u32 domain); | |
8788fdc2 | 1424 | extern int be_cmd_eq_create(struct be_adapter *adapter, |
6b7c5b94 | 1425 | struct be_queue_info *eq, int eq_delay); |
8788fdc2 | 1426 | extern int be_cmd_cq_create(struct be_adapter *adapter, |
6b7c5b94 SP |
1427 | struct be_queue_info *cq, struct be_queue_info *eq, |
1428 | bool sol_evts, bool no_delay, | |
1429 | int num_cqe_dma_coalesce); | |
8788fdc2 | 1430 | extern int be_cmd_mccq_create(struct be_adapter *adapter, |
5fb379ee SP |
1431 | struct be_queue_info *mccq, |
1432 | struct be_queue_info *cq); | |
8788fdc2 | 1433 | extern int be_cmd_txq_create(struct be_adapter *adapter, |
6b7c5b94 SP |
1434 | struct be_queue_info *txq, |
1435 | struct be_queue_info *cq); | |
8788fdc2 | 1436 | extern int be_cmd_rxq_create(struct be_adapter *adapter, |
6b7c5b94 SP |
1437 | struct be_queue_info *rxq, u16 cq_id, |
1438 | u16 frag_size, u16 max_frame_size, u32 if_id, | |
3abcdeda | 1439 | u32 rss, u8 *rss_id); |
8788fdc2 | 1440 | extern int be_cmd_q_destroy(struct be_adapter *adapter, struct be_queue_info *q, |
6b7c5b94 | 1441 | int type); |
482c9e79 SP |
1442 | extern int be_cmd_rxq_destroy(struct be_adapter *adapter, |
1443 | struct be_queue_info *q); | |
8788fdc2 | 1444 | extern int be_cmd_link_status_query(struct be_adapter *adapter, |
187e8756 | 1445 | bool *link_up, u8 *mac_speed, u16 *link_speed, u32 dom); |
8788fdc2 SP |
1446 | extern int be_cmd_reset(struct be_adapter *adapter); |
1447 | extern int be_cmd_get_stats(struct be_adapter *adapter, | |
6b7c5b94 | 1448 | struct be_dma_mem *nonemb_cmd); |
005d5696 SX |
1449 | extern int lancer_cmd_get_pport_stats(struct be_adapter *adapter, |
1450 | struct be_dma_mem *nonemb_cmd); | |
8788fdc2 | 1451 | extern int be_cmd_get_fw_ver(struct be_adapter *adapter, char *fw_ver); |
6b7c5b94 | 1452 | |
8788fdc2 SP |
1453 | extern int be_cmd_modify_eqd(struct be_adapter *adapter, u32 eq_id, u32 eqd); |
1454 | extern int be_cmd_vlan_config(struct be_adapter *adapter, u32 if_id, | |
6b7c5b94 SP |
1455 | u16 *vtag_array, u32 num, bool untagged, |
1456 | bool promiscuous); | |
ecd0bf0f | 1457 | extern int be_cmd_promiscuous_config(struct be_adapter *adapter, bool en); |
8788fdc2 | 1458 | extern int be_cmd_multicast_set(struct be_adapter *adapter, u32 if_id, |
0ddf477b | 1459 | struct net_device *netdev, struct be_dma_mem *mem); |
8788fdc2 | 1460 | extern int be_cmd_set_flow_control(struct be_adapter *adapter, |
6b7c5b94 | 1461 | u32 tx_fc, u32 rx_fc); |
8788fdc2 | 1462 | extern int be_cmd_get_flow_control(struct be_adapter *adapter, |
6b7c5b94 | 1463 | u32 *tx_fc, u32 *rx_fc); |
dcb9b564 | 1464 | extern int be_cmd_query_fw_cfg(struct be_adapter *adapter, |
3abcdeda | 1465 | u32 *port_num, u32 *function_mode, u32 *function_caps); |
14074eab | 1466 | extern int be_cmd_reset_function(struct be_adapter *adapter); |
3abcdeda SP |
1467 | extern int be_cmd_rss_config(struct be_adapter *adapter, u8 *rsstable, |
1468 | u16 table_size); | |
f31e50a8 | 1469 | extern int be_process_mcc(struct be_adapter *adapter, int *status); |
fad9ab2c SB |
1470 | extern int be_cmd_set_beacon_state(struct be_adapter *adapter, |
1471 | u8 port_num, u8 beacon, u8 status, u8 state); | |
1472 | extern int be_cmd_get_beacon_state(struct be_adapter *adapter, | |
1473 | u8 port_num, u32 *state); | |
84517482 AK |
1474 | extern int be_cmd_write_flashrom(struct be_adapter *adapter, |
1475 | struct be_dma_mem *cmd, u32 flash_oper, | |
1476 | u32 flash_opcode, u32 buf_size); | |
485bf569 SN |
1477 | extern int lancer_cmd_write_object(struct be_adapter *adapter, |
1478 | struct be_dma_mem *cmd, | |
1479 | u32 data_size, u32 data_offset, | |
1480 | const char *obj_name, | |
1481 | u32 *data_written, u8 *addn_status); | |
3f0d4560 AK |
1482 | int be_cmd_get_flash_crc(struct be_adapter *adapter, u8 *flashed_crc, |
1483 | int offset); | |
71d8d1b5 AK |
1484 | extern int be_cmd_enable_magic_wol(struct be_adapter *adapter, u8 *mac, |
1485 | struct be_dma_mem *nonemb_cmd); | |
2243e2e9 SP |
1486 | extern int be_cmd_fw_init(struct be_adapter *adapter); |
1487 | extern int be_cmd_fw_clean(struct be_adapter *adapter); | |
7a1e9b20 SP |
1488 | extern void be_async_mcc_enable(struct be_adapter *adapter); |
1489 | extern void be_async_mcc_disable(struct be_adapter *adapter); | |
ff33a6e2 S |
1490 | extern int be_cmd_loopback_test(struct be_adapter *adapter, u32 port_num, |
1491 | u32 loopback_type, u32 pkt_size, | |
1492 | u32 num_pkts, u64 pattern); | |
1493 | extern int be_cmd_ddr_dma_test(struct be_adapter *adapter, u64 pattern, | |
1494 | u32 byte_cnt, struct be_dma_mem *cmd); | |
368c0ca2 SB |
1495 | extern int be_cmd_get_seeprom_data(struct be_adapter *adapter, |
1496 | struct be_dma_mem *nonemb_cmd); | |
fced9999 SB |
1497 | extern int be_cmd_set_loopback(struct be_adapter *adapter, u8 port_num, |
1498 | u8 loopback_type, u8 enable); | |
ee3cb629 AK |
1499 | extern int be_cmd_get_phy_info(struct be_adapter *adapter, |
1500 | struct be_dma_mem *cmd); | |
e1d18735 | 1501 | extern int be_cmd_set_qos(struct be_adapter *adapter, u32 bps, u32 domain); |
d053de91 | 1502 | extern void be_detect_dump_ue(struct be_adapter *adapter); |
609ff3bb | 1503 | extern int be_cmd_get_die_temperature(struct be_adapter *adapter); |
9e1453c5 | 1504 | extern int be_cmd_get_cntl_attributes(struct be_adapter *adapter); |
2dc1deb6 | 1505 | extern int be_cmd_req_native_mode(struct be_adapter *adapter); |
311fddc7 SK |
1506 | extern int be_cmd_get_reg_len(struct be_adapter *adapter, u32 *log_size); |
1507 | extern void be_cmd_get_regs(struct be_adapter *adapter, u32 buf_len, void *buf); | |
d4a66e75 | 1508 |