be2net: Set mac addr in hw regardless of netif_running()
[deliverable/linux.git] / drivers / net / benet / be_main.c
CommitLineData
6b7c5b94
SP
1/*
2 * Copyright (C) 2005 - 2009 ServerEngines
3 * All rights reserved.
4 *
5 * This program is free software; you can redistribute it and/or
6 * modify it under the terms of the GNU General Public License version 2
7 * as published by the Free Software Foundation. The full GNU General
8 * Public License is included in this distribution in the file called COPYING.
9 *
10 * Contact Information:
11 * linux-drivers@serverengines.com
12 *
13 * ServerEngines
14 * 209 N. Fair Oaks Ave
15 * Sunnyvale, CA 94085
16 */
17
18#include "be.h"
8788fdc2 19#include "be_cmds.h"
65f71b8b 20#include <asm/div64.h>
6b7c5b94
SP
21
22MODULE_VERSION(DRV_VER);
23MODULE_DEVICE_TABLE(pci, be_dev_ids);
24MODULE_DESCRIPTION(DRV_DESC " " DRV_VER);
25MODULE_AUTHOR("ServerEngines Corporation");
26MODULE_LICENSE("GPL");
27
28static unsigned int rx_frag_size = 2048;
29module_param(rx_frag_size, uint, S_IRUGO);
30MODULE_PARM_DESC(rx_frag_size, "Size of a fragment that holds rcvd data.");
31
6b7c5b94 32static DEFINE_PCI_DEVICE_TABLE(be_dev_ids) = {
c4ca2374
AK
33 { PCI_DEVICE(BE_VENDOR_ID, BE_DEVICE_ID1) },
34 { PCI_DEVICE(BE_VENDOR_ID, OC_DEVICE_ID1) },
35 { PCI_DEVICE(BE_VENDOR_ID, OC_DEVICE_ID2) },
6b7c5b94
SP
36 { 0 }
37};
38MODULE_DEVICE_TABLE(pci, be_dev_ids);
39
40static void be_queue_free(struct be_adapter *adapter, struct be_queue_info *q)
41{
42 struct be_dma_mem *mem = &q->dma_mem;
43 if (mem->va)
44 pci_free_consistent(adapter->pdev, mem->size,
45 mem->va, mem->dma);
46}
47
48static int be_queue_alloc(struct be_adapter *adapter, struct be_queue_info *q,
49 u16 len, u16 entry_size)
50{
51 struct be_dma_mem *mem = &q->dma_mem;
52
53 memset(q, 0, sizeof(*q));
54 q->len = len;
55 q->entry_size = entry_size;
56 mem->size = len * entry_size;
57 mem->va = pci_alloc_consistent(adapter->pdev, mem->size, &mem->dma);
58 if (!mem->va)
59 return -1;
60 memset(mem->va, 0, mem->size);
61 return 0;
62}
63
8788fdc2 64static void be_intr_set(struct be_adapter *adapter, bool enable)
6b7c5b94 65{
8788fdc2 66 u8 __iomem *addr = adapter->pcicfg + PCICFG_MEMBAR_CTRL_INT_CTRL_OFFSET;
6b7c5b94
SP
67 u32 reg = ioread32(addr);
68 u32 enabled = reg & MEMBAR_CTRL_INT_CTRL_HOSTINTR_MASK;
5f0b849e
SP
69
70 if (!enabled && enable)
6b7c5b94 71 reg |= MEMBAR_CTRL_INT_CTRL_HOSTINTR_MASK;
5f0b849e 72 else if (enabled && !enable)
6b7c5b94 73 reg &= ~MEMBAR_CTRL_INT_CTRL_HOSTINTR_MASK;
5f0b849e 74 else
6b7c5b94 75 return;
5f0b849e 76
6b7c5b94
SP
77 iowrite32(reg, addr);
78}
79
8788fdc2 80static void be_rxq_notify(struct be_adapter *adapter, u16 qid, u16 posted)
6b7c5b94
SP
81{
82 u32 val = 0;
83 val |= qid & DB_RQ_RING_ID_MASK;
84 val |= posted << DB_RQ_NUM_POSTED_SHIFT;
8788fdc2 85 iowrite32(val, adapter->db + DB_RQ_OFFSET);
6b7c5b94
SP
86}
87
8788fdc2 88static void be_txq_notify(struct be_adapter *adapter, u16 qid, u16 posted)
6b7c5b94
SP
89{
90 u32 val = 0;
91 val |= qid & DB_TXULP_RING_ID_MASK;
92 val |= (posted & DB_TXULP_NUM_POSTED_MASK) << DB_TXULP_NUM_POSTED_SHIFT;
8788fdc2 93 iowrite32(val, adapter->db + DB_TXULP1_OFFSET);
6b7c5b94
SP
94}
95
8788fdc2 96static void be_eq_notify(struct be_adapter *adapter, u16 qid,
6b7c5b94
SP
97 bool arm, bool clear_int, u16 num_popped)
98{
99 u32 val = 0;
100 val |= qid & DB_EQ_RING_ID_MASK;
101 if (arm)
102 val |= 1 << DB_EQ_REARM_SHIFT;
103 if (clear_int)
104 val |= 1 << DB_EQ_CLR_SHIFT;
105 val |= 1 << DB_EQ_EVNT_SHIFT;
106 val |= num_popped << DB_EQ_NUM_POPPED_SHIFT;
8788fdc2 107 iowrite32(val, adapter->db + DB_EQ_OFFSET);
6b7c5b94
SP
108}
109
8788fdc2 110void be_cq_notify(struct be_adapter *adapter, u16 qid, bool arm, u16 num_popped)
6b7c5b94
SP
111{
112 u32 val = 0;
113 val |= qid & DB_CQ_RING_ID_MASK;
114 if (arm)
115 val |= 1 << DB_CQ_REARM_SHIFT;
116 val |= num_popped << DB_CQ_NUM_POPPED_SHIFT;
8788fdc2 117 iowrite32(val, adapter->db + DB_CQ_OFFSET);
6b7c5b94
SP
118}
119
6b7c5b94
SP
120static int be_mac_addr_set(struct net_device *netdev, void *p)
121{
122 struct be_adapter *adapter = netdev_priv(netdev);
123 struct sockaddr *addr = p;
124 int status = 0;
125
a65027e4
SP
126 status = be_cmd_pmac_del(adapter, adapter->if_handle, adapter->pmac_id);
127 if (status)
128 return status;
6b7c5b94 129
a65027e4
SP
130 status = be_cmd_pmac_add(adapter, (u8 *)addr->sa_data,
131 adapter->if_handle, &adapter->pmac_id);
6b7c5b94
SP
132 if (!status)
133 memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len);
134
135 return status;
136}
137
138static void netdev_stats_update(struct be_adapter *adapter)
139{
140 struct be_hw_stats *hw_stats = hw_stats_from_cmd(adapter->stats.cmd.va);
141 struct be_rxf_stats *rxf_stats = &hw_stats->rxf;
142 struct be_port_rxf_stats *port_stats =
143 &rxf_stats->port[adapter->port_num];
144 struct net_device_stats *dev_stats = &adapter->stats.net_stats;
68110868 145 struct be_erx_stats *erx_stats = &hw_stats->erx;
6b7c5b94
SP
146
147 dev_stats->rx_packets = port_stats->rx_total_frames;
148 dev_stats->tx_packets = port_stats->tx_unicastframes +
149 port_stats->tx_multicastframes + port_stats->tx_broadcastframes;
150 dev_stats->rx_bytes = (u64) port_stats->rx_bytes_msd << 32 |
151 (u64) port_stats->rx_bytes_lsd;
152 dev_stats->tx_bytes = (u64) port_stats->tx_bytes_msd << 32 |
153 (u64) port_stats->tx_bytes_lsd;
154
155 /* bad pkts received */
156 dev_stats->rx_errors = port_stats->rx_crc_errors +
157 port_stats->rx_alignment_symbol_errors +
158 port_stats->rx_in_range_errors +
68110868
SP
159 port_stats->rx_out_range_errors +
160 port_stats->rx_frame_too_long +
161 port_stats->rx_dropped_too_small +
162 port_stats->rx_dropped_too_short +
163 port_stats->rx_dropped_header_too_small +
164 port_stats->rx_dropped_tcp_length +
165 port_stats->rx_dropped_runt +
166 port_stats->rx_tcp_checksum_errs +
167 port_stats->rx_ip_checksum_errs +
168 port_stats->rx_udp_checksum_errs;
169
170 /* no space in linux buffers: best possible approximation */
171 dev_stats->rx_dropped = erx_stats->rx_drops_no_fragments[0];
6b7c5b94
SP
172
173 /* detailed rx errors */
174 dev_stats->rx_length_errors = port_stats->rx_in_range_errors +
68110868
SP
175 port_stats->rx_out_range_errors +
176 port_stats->rx_frame_too_long;
177
6b7c5b94
SP
178 /* receive ring buffer overflow */
179 dev_stats->rx_over_errors = 0;
68110868 180
6b7c5b94
SP
181 dev_stats->rx_crc_errors = port_stats->rx_crc_errors;
182
183 /* frame alignment errors */
184 dev_stats->rx_frame_errors = port_stats->rx_alignment_symbol_errors;
68110868 185
6b7c5b94
SP
186 /* receiver fifo overrun */
187 /* drops_no_pbuf is no per i/f, it's per BE card */
188 dev_stats->rx_fifo_errors = port_stats->rx_fifo_overflow +
189 port_stats->rx_input_fifo_overflow +
190 rxf_stats->rx_drops_no_pbuf;
191 /* receiver missed packetd */
192 dev_stats->rx_missed_errors = 0;
68110868
SP
193
194 /* packet transmit problems */
195 dev_stats->tx_errors = 0;
196
197 /* no space available in linux */
198 dev_stats->tx_dropped = 0;
199
200 dev_stats->multicast = port_stats->tx_multicastframes;
201 dev_stats->collisions = 0;
202
6b7c5b94
SP
203 /* detailed tx_errors */
204 dev_stats->tx_aborted_errors = 0;
205 dev_stats->tx_carrier_errors = 0;
206 dev_stats->tx_fifo_errors = 0;
207 dev_stats->tx_heartbeat_errors = 0;
208 dev_stats->tx_window_errors = 0;
209}
210
8788fdc2 211void be_link_status_update(struct be_adapter *adapter, bool link_up)
6b7c5b94 212{
6b7c5b94
SP
213 struct net_device *netdev = adapter->netdev;
214
6b7c5b94 215 /* If link came up or went down */
a8f447bd
SP
216 if (adapter->link_up != link_up) {
217 if (link_up) {
6b7c5b94
SP
218 netif_start_queue(netdev);
219 netif_carrier_on(netdev);
220 printk(KERN_INFO "%s: Link up\n", netdev->name);
a8f447bd
SP
221 } else {
222 netif_stop_queue(netdev);
223 netif_carrier_off(netdev);
224 printk(KERN_INFO "%s: Link down\n", netdev->name);
6b7c5b94 225 }
a8f447bd 226 adapter->link_up = link_up;
6b7c5b94 227 }
6b7c5b94
SP
228}
229
230/* Update the EQ delay n BE based on the RX frags consumed / sec */
231static void be_rx_eqd_update(struct be_adapter *adapter)
232{
6b7c5b94
SP
233 struct be_eq_obj *rx_eq = &adapter->rx_eq;
234 struct be_drvr_stats *stats = &adapter->stats.drvr_stats;
4097f663
SP
235 ulong now = jiffies;
236 u32 eqd;
237
238 if (!rx_eq->enable_aic)
239 return;
240
241 /* Wrapped around */
242 if (time_before(now, stats->rx_fps_jiffies)) {
243 stats->rx_fps_jiffies = now;
244 return;
245 }
6b7c5b94
SP
246
247 /* Update once a second */
4097f663 248 if ((now - stats->rx_fps_jiffies) < HZ)
6b7c5b94
SP
249 return;
250
251 stats->be_rx_fps = (stats->be_rx_frags - stats->be_prev_rx_frags) /
4097f663 252 ((now - stats->rx_fps_jiffies) / HZ);
6b7c5b94 253
4097f663 254 stats->rx_fps_jiffies = now;
6b7c5b94
SP
255 stats->be_prev_rx_frags = stats->be_rx_frags;
256 eqd = stats->be_rx_fps / 110000;
257 eqd = eqd << 3;
258 if (eqd > rx_eq->max_eqd)
259 eqd = rx_eq->max_eqd;
260 if (eqd < rx_eq->min_eqd)
261 eqd = rx_eq->min_eqd;
262 if (eqd < 10)
263 eqd = 0;
264 if (eqd != rx_eq->cur_eqd)
8788fdc2 265 be_cmd_modify_eqd(adapter, rx_eq->q.id, eqd);
6b7c5b94
SP
266
267 rx_eq->cur_eqd = eqd;
268}
269
6b7c5b94
SP
270static struct net_device_stats *be_get_stats(struct net_device *dev)
271{
272 struct be_adapter *adapter = netdev_priv(dev);
273
274 return &adapter->stats.net_stats;
275}
276
65f71b8b
SH
277static u32 be_calc_rate(u64 bytes, unsigned long ticks)
278{
279 u64 rate = bytes;
280
281 do_div(rate, ticks / HZ);
282 rate <<= 3; /* bytes/sec -> bits/sec */
283 do_div(rate, 1000000ul); /* MB/Sec */
284
285 return rate;
286}
287
4097f663
SP
288static void be_tx_rate_update(struct be_adapter *adapter)
289{
290 struct be_drvr_stats *stats = drvr_stats(adapter);
291 ulong now = jiffies;
292
293 /* Wrapped around? */
294 if (time_before(now, stats->be_tx_jiffies)) {
295 stats->be_tx_jiffies = now;
296 return;
297 }
298
299 /* Update tx rate once in two seconds */
300 if ((now - stats->be_tx_jiffies) > 2 * HZ) {
65f71b8b
SH
301 stats->be_tx_rate = be_calc_rate(stats->be_tx_bytes
302 - stats->be_tx_bytes_prev,
303 now - stats->be_tx_jiffies);
4097f663
SP
304 stats->be_tx_jiffies = now;
305 stats->be_tx_bytes_prev = stats->be_tx_bytes;
306 }
307}
308
6b7c5b94
SP
309static void be_tx_stats_update(struct be_adapter *adapter,
310 u32 wrb_cnt, u32 copied, bool stopped)
311{
4097f663 312 struct be_drvr_stats *stats = drvr_stats(adapter);
6b7c5b94
SP
313 stats->be_tx_reqs++;
314 stats->be_tx_wrbs += wrb_cnt;
315 stats->be_tx_bytes += copied;
316 if (stopped)
317 stats->be_tx_stops++;
6b7c5b94
SP
318}
319
320/* Determine number of WRB entries needed to xmit data in an skb */
321static u32 wrb_cnt_for_skb(struct sk_buff *skb, bool *dummy)
322{
ebc8d2ab
DM
323 int cnt = (skb->len > skb->data_len);
324
325 cnt += skb_shinfo(skb)->nr_frags;
326
6b7c5b94
SP
327 /* to account for hdr wrb */
328 cnt++;
329 if (cnt & 1) {
330 /* add a dummy to make it an even num */
331 cnt++;
332 *dummy = true;
333 } else
334 *dummy = false;
335 BUG_ON(cnt > BE_MAX_TX_FRAG_COUNT);
336 return cnt;
337}
338
339static inline void wrb_fill(struct be_eth_wrb *wrb, u64 addr, int len)
340{
341 wrb->frag_pa_hi = upper_32_bits(addr);
342 wrb->frag_pa_lo = addr & 0xFFFFFFFF;
343 wrb->frag_len = len & ETH_WRB_FRAG_LEN_MASK;
344}
345
346static void wrb_fill_hdr(struct be_eth_hdr_wrb *hdr, struct sk_buff *skb,
347 bool vlan, u32 wrb_cnt, u32 len)
348{
349 memset(hdr, 0, sizeof(*hdr));
350
351 AMAP_SET_BITS(struct amap_eth_hdr_wrb, crc, hdr, 1);
352
353 if (skb_shinfo(skb)->gso_segs > 1 && skb_shinfo(skb)->gso_size) {
354 AMAP_SET_BITS(struct amap_eth_hdr_wrb, lso, hdr, 1);
355 AMAP_SET_BITS(struct amap_eth_hdr_wrb, lso_mss,
356 hdr, skb_shinfo(skb)->gso_size);
357 } else if (skb->ip_summed == CHECKSUM_PARTIAL) {
358 if (is_tcp_pkt(skb))
359 AMAP_SET_BITS(struct amap_eth_hdr_wrb, tcpcs, hdr, 1);
360 else if (is_udp_pkt(skb))
361 AMAP_SET_BITS(struct amap_eth_hdr_wrb, udpcs, hdr, 1);
362 }
363
364 if (vlan && vlan_tx_tag_present(skb)) {
365 AMAP_SET_BITS(struct amap_eth_hdr_wrb, vlan, hdr, 1);
366 AMAP_SET_BITS(struct amap_eth_hdr_wrb, vlan_tag,
367 hdr, vlan_tx_tag_get(skb));
368 }
369
370 AMAP_SET_BITS(struct amap_eth_hdr_wrb, event, hdr, 1);
371 AMAP_SET_BITS(struct amap_eth_hdr_wrb, complete, hdr, 1);
372 AMAP_SET_BITS(struct amap_eth_hdr_wrb, num_wrb, hdr, wrb_cnt);
373 AMAP_SET_BITS(struct amap_eth_hdr_wrb, len, hdr, len);
374}
375
376
377static int make_tx_wrbs(struct be_adapter *adapter,
378 struct sk_buff *skb, u32 wrb_cnt, bool dummy_wrb)
379{
380 u64 busaddr;
381 u32 i, copied = 0;
382 struct pci_dev *pdev = adapter->pdev;
383 struct sk_buff *first_skb = skb;
384 struct be_queue_info *txq = &adapter->tx_obj.q;
385 struct be_eth_wrb *wrb;
386 struct be_eth_hdr_wrb *hdr;
387
388 atomic_add(wrb_cnt, &txq->used);
389 hdr = queue_head_node(txq);
390 queue_head_inc(txq);
391
ebc8d2ab
DM
392 if (skb->len > skb->data_len) {
393 int len = skb->len - skb->data_len;
394 busaddr = pci_map_single(pdev, skb->data, len,
395 PCI_DMA_TODEVICE);
396 wrb = queue_head_node(txq);
397 wrb_fill(wrb, busaddr, len);
398 be_dws_cpu_to_le(wrb, sizeof(*wrb));
399 queue_head_inc(txq);
400 copied += len;
401 }
6b7c5b94 402
ebc8d2ab
DM
403 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
404 struct skb_frag_struct *frag =
405 &skb_shinfo(skb)->frags[i];
406 busaddr = pci_map_page(pdev, frag->page,
8788fdc2
SP
407 frag->page_offset,
408 frag->size, PCI_DMA_TODEVICE);
ebc8d2ab
DM
409 wrb = queue_head_node(txq);
410 wrb_fill(wrb, busaddr, frag->size);
411 be_dws_cpu_to_le(wrb, sizeof(*wrb));
412 queue_head_inc(txq);
413 copied += frag->size;
6b7c5b94
SP
414 }
415
416 if (dummy_wrb) {
417 wrb = queue_head_node(txq);
418 wrb_fill(wrb, 0, 0);
419 be_dws_cpu_to_le(wrb, sizeof(*wrb));
420 queue_head_inc(txq);
421 }
422
423 wrb_fill_hdr(hdr, first_skb, adapter->vlan_grp ? true : false,
424 wrb_cnt, copied);
425 be_dws_cpu_to_le(hdr, sizeof(*hdr));
426
427 return copied;
428}
429
430static int be_xmit(struct sk_buff *skb, struct net_device *netdev)
431{
432 struct be_adapter *adapter = netdev_priv(netdev);
433 struct be_tx_obj *tx_obj = &adapter->tx_obj;
434 struct be_queue_info *txq = &tx_obj->q;
435 u32 wrb_cnt = 0, copied = 0;
436 u32 start = txq->head;
437 bool dummy_wrb, stopped = false;
438
439 wrb_cnt = wrb_cnt_for_skb(skb, &dummy_wrb);
440
441 copied = make_tx_wrbs(adapter, skb, wrb_cnt, dummy_wrb);
442
443 /* record the sent skb in the sent_skb table */
444 BUG_ON(tx_obj->sent_skb_list[start]);
445 tx_obj->sent_skb_list[start] = skb;
446
447 /* Ensure that txq has space for the next skb; Else stop the queue
448 * *BEFORE* ringing the tx doorbell, so that we serialze the
449 * tx compls of the current transmit which'll wake up the queue
450 */
451 if ((BE_MAX_TX_FRAG_COUNT + atomic_read(&txq->used)) >= txq->len) {
452 netif_stop_queue(netdev);
453 stopped = true;
454 }
455
8788fdc2 456 be_txq_notify(adapter, txq->id, wrb_cnt);
6b7c5b94 457
6b7c5b94
SP
458 be_tx_stats_update(adapter, wrb_cnt, copied, stopped);
459 return NETDEV_TX_OK;
460}
461
462static int be_change_mtu(struct net_device *netdev, int new_mtu)
463{
464 struct be_adapter *adapter = netdev_priv(netdev);
465 if (new_mtu < BE_MIN_MTU ||
466 new_mtu > BE_MAX_JUMBO_FRAME_SIZE) {
467 dev_info(&adapter->pdev->dev,
468 "MTU must be between %d and %d bytes\n",
469 BE_MIN_MTU, BE_MAX_JUMBO_FRAME_SIZE);
470 return -EINVAL;
471 }
472 dev_info(&adapter->pdev->dev, "MTU changed from %d to %d bytes\n",
473 netdev->mtu, new_mtu);
474 netdev->mtu = new_mtu;
475 return 0;
476}
477
478/*
479 * if there are BE_NUM_VLANS_SUPPORTED or lesser number of VLANS configured,
480 * program them in BE. If more than BE_NUM_VLANS_SUPPORTED are configured,
481 * set the BE in promiscuous VLAN mode.
482 */
1ab1ab75 483static void be_vid_config(struct net_device *netdev)
6b7c5b94
SP
484{
485 struct be_adapter *adapter = netdev_priv(netdev);
486 u16 vtag[BE_NUM_VLANS_SUPPORTED];
487 u16 ntags = 0, i;
488
489 if (adapter->num_vlans <= BE_NUM_VLANS_SUPPORTED) {
490 /* Construct VLAN Table to give to HW */
491 for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++) {
492 if (adapter->vlan_tag[i]) {
493 vtag[ntags] = cpu_to_le16(i);
494 ntags++;
495 }
496 }
8788fdc2 497 be_cmd_vlan_config(adapter, adapter->if_handle,
6b7c5b94
SP
498 vtag, ntags, 1, 0);
499 } else {
8788fdc2 500 be_cmd_vlan_config(adapter, adapter->if_handle,
6b7c5b94
SP
501 NULL, 0, 1, 1);
502 }
503}
504
505static void be_vlan_register(struct net_device *netdev, struct vlan_group *grp)
506{
507 struct be_adapter *adapter = netdev_priv(netdev);
508 struct be_eq_obj *rx_eq = &adapter->rx_eq;
509 struct be_eq_obj *tx_eq = &adapter->tx_eq;
6b7c5b94 510
8788fdc2
SP
511 be_eq_notify(adapter, rx_eq->q.id, false, false, 0);
512 be_eq_notify(adapter, tx_eq->q.id, false, false, 0);
6b7c5b94 513 adapter->vlan_grp = grp;
8788fdc2
SP
514 be_eq_notify(adapter, rx_eq->q.id, true, false, 0);
515 be_eq_notify(adapter, tx_eq->q.id, true, false, 0);
6b7c5b94
SP
516}
517
518static void be_vlan_add_vid(struct net_device *netdev, u16 vid)
519{
520 struct be_adapter *adapter = netdev_priv(netdev);
521
522 adapter->num_vlans++;
523 adapter->vlan_tag[vid] = 1;
524
1ab1ab75 525 be_vid_config(netdev);
6b7c5b94
SP
526}
527
528static void be_vlan_rem_vid(struct net_device *netdev, u16 vid)
529{
530 struct be_adapter *adapter = netdev_priv(netdev);
531
532 adapter->num_vlans--;
533 adapter->vlan_tag[vid] = 0;
534
535 vlan_group_set_device(adapter->vlan_grp, vid, NULL);
1ab1ab75 536 be_vid_config(netdev);
6b7c5b94
SP
537}
538
24307eef 539static void be_set_multicast_list(struct net_device *netdev)
6b7c5b94
SP
540{
541 struct be_adapter *adapter = netdev_priv(netdev);
6b7c5b94 542
24307eef 543 if (netdev->flags & IFF_PROMISC) {
8788fdc2 544 be_cmd_promiscuous_config(adapter, adapter->port_num, 1);
24307eef
SP
545 adapter->promiscuous = true;
546 goto done;
6b7c5b94
SP
547 }
548
24307eef
SP
549 /* BE was previously in promiscous mode; disable it */
550 if (adapter->promiscuous) {
551 adapter->promiscuous = false;
8788fdc2 552 be_cmd_promiscuous_config(adapter, adapter->port_num, 0);
6b7c5b94
SP
553 }
554
24307eef 555 if (netdev->flags & IFF_ALLMULTI) {
8788fdc2 556 be_cmd_multicast_set(adapter, adapter->if_handle, NULL, 0);
24307eef 557 goto done;
6b7c5b94 558 }
6b7c5b94 559
8788fdc2 560 be_cmd_multicast_set(adapter, adapter->if_handle, netdev->mc_list,
24307eef
SP
561 netdev->mc_count);
562done:
563 return;
6b7c5b94
SP
564}
565
4097f663 566static void be_rx_rate_update(struct be_adapter *adapter)
6b7c5b94 567{
4097f663
SP
568 struct be_drvr_stats *stats = drvr_stats(adapter);
569 ulong now = jiffies;
6b7c5b94 570
4097f663
SP
571 /* Wrapped around */
572 if (time_before(now, stats->be_rx_jiffies)) {
573 stats->be_rx_jiffies = now;
574 return;
575 }
6b7c5b94
SP
576
577 /* Update the rate once in two seconds */
4097f663 578 if ((now - stats->be_rx_jiffies) < 2 * HZ)
6b7c5b94
SP
579 return;
580
65f71b8b
SH
581 stats->be_rx_rate = be_calc_rate(stats->be_rx_bytes
582 - stats->be_rx_bytes_prev,
583 now - stats->be_rx_jiffies);
4097f663 584 stats->be_rx_jiffies = now;
6b7c5b94
SP
585 stats->be_rx_bytes_prev = stats->be_rx_bytes;
586}
587
4097f663
SP
588static void be_rx_stats_update(struct be_adapter *adapter,
589 u32 pktsize, u16 numfrags)
590{
591 struct be_drvr_stats *stats = drvr_stats(adapter);
592
593 stats->be_rx_compl++;
594 stats->be_rx_frags += numfrags;
595 stats->be_rx_bytes += pktsize;
596}
597
728a9972
AK
598static inline bool do_pkt_csum(struct be_eth_rx_compl *rxcp, bool cso)
599{
600 u8 l4_cksm, ip_version, ipcksm, tcpf = 0, udpf = 0, ipv6_chk;
601
602 l4_cksm = AMAP_GET_BITS(struct amap_eth_rx_compl, l4_cksm, rxcp);
603 ipcksm = AMAP_GET_BITS(struct amap_eth_rx_compl, ipcksm, rxcp);
604 ip_version = AMAP_GET_BITS(struct amap_eth_rx_compl, ip_version, rxcp);
605 if (ip_version) {
606 tcpf = AMAP_GET_BITS(struct amap_eth_rx_compl, tcpf, rxcp);
607 udpf = AMAP_GET_BITS(struct amap_eth_rx_compl, udpf, rxcp);
608 }
609 ipv6_chk = (ip_version && (tcpf || udpf));
610
611 return ((l4_cksm && ipv6_chk && ipcksm) && cso) ? false : true;
612}
613
6b7c5b94
SP
614static struct be_rx_page_info *
615get_rx_page_info(struct be_adapter *adapter, u16 frag_idx)
616{
617 struct be_rx_page_info *rx_page_info;
618 struct be_queue_info *rxq = &adapter->rx_obj.q;
619
620 rx_page_info = &adapter->rx_obj.page_info_tbl[frag_idx];
621 BUG_ON(!rx_page_info->page);
622
623 if (rx_page_info->last_page_user)
624 pci_unmap_page(adapter->pdev, pci_unmap_addr(rx_page_info, bus),
625 adapter->big_page_size, PCI_DMA_FROMDEVICE);
626
627 atomic_dec(&rxq->used);
628 return rx_page_info;
629}
630
631/* Throwaway the data in the Rx completion */
632static void be_rx_compl_discard(struct be_adapter *adapter,
633 struct be_eth_rx_compl *rxcp)
634{
635 struct be_queue_info *rxq = &adapter->rx_obj.q;
636 struct be_rx_page_info *page_info;
637 u16 rxq_idx, i, num_rcvd;
638
639 rxq_idx = AMAP_GET_BITS(struct amap_eth_rx_compl, fragndx, rxcp);
640 num_rcvd = AMAP_GET_BITS(struct amap_eth_rx_compl, numfrags, rxcp);
641
642 for (i = 0; i < num_rcvd; i++) {
643 page_info = get_rx_page_info(adapter, rxq_idx);
644 put_page(page_info->page);
645 memset(page_info, 0, sizeof(*page_info));
646 index_inc(&rxq_idx, rxq->len);
647 }
648}
649
650/*
651 * skb_fill_rx_data forms a complete skb for an ether frame
652 * indicated by rxcp.
653 */
654static void skb_fill_rx_data(struct be_adapter *adapter,
655 struct sk_buff *skb, struct be_eth_rx_compl *rxcp)
656{
657 struct be_queue_info *rxq = &adapter->rx_obj.q;
658 struct be_rx_page_info *page_info;
bd46cb6c 659 u16 rxq_idx, i, num_rcvd, j;
fa77406a 660 u32 pktsize, hdr_len, curr_frag_len, size;
6b7c5b94
SP
661 u8 *start;
662
663 rxq_idx = AMAP_GET_BITS(struct amap_eth_rx_compl, fragndx, rxcp);
664 pktsize = AMAP_GET_BITS(struct amap_eth_rx_compl, pktsize, rxcp);
665 num_rcvd = AMAP_GET_BITS(struct amap_eth_rx_compl, numfrags, rxcp);
666
667 page_info = get_rx_page_info(adapter, rxq_idx);
668
669 start = page_address(page_info->page) + page_info->page_offset;
670 prefetch(start);
671
672 /* Copy data in the first descriptor of this completion */
673 curr_frag_len = min(pktsize, rx_frag_size);
674
675 /* Copy the header portion into skb_data */
676 hdr_len = min((u32)BE_HDR_LEN, curr_frag_len);
677 memcpy(skb->data, start, hdr_len);
678 skb->len = curr_frag_len;
679 if (curr_frag_len <= BE_HDR_LEN) { /* tiny packet */
680 /* Complete packet has now been moved to data */
681 put_page(page_info->page);
682 skb->data_len = 0;
683 skb->tail += curr_frag_len;
684 } else {
685 skb_shinfo(skb)->nr_frags = 1;
686 skb_shinfo(skb)->frags[0].page = page_info->page;
687 skb_shinfo(skb)->frags[0].page_offset =
688 page_info->page_offset + hdr_len;
689 skb_shinfo(skb)->frags[0].size = curr_frag_len - hdr_len;
690 skb->data_len = curr_frag_len - hdr_len;
691 skb->tail += hdr_len;
692 }
693 memset(page_info, 0, sizeof(*page_info));
694
695 if (pktsize <= rx_frag_size) {
696 BUG_ON(num_rcvd != 1);
76fbb429 697 goto done;
6b7c5b94
SP
698 }
699
700 /* More frags present for this completion */
fa77406a 701 size = pktsize;
bd46cb6c 702 for (i = 1, j = 0; i < num_rcvd; i++) {
fa77406a 703 size -= curr_frag_len;
6b7c5b94
SP
704 index_inc(&rxq_idx, rxq->len);
705 page_info = get_rx_page_info(adapter, rxq_idx);
706
fa77406a 707 curr_frag_len = min(size, rx_frag_size);
6b7c5b94 708
bd46cb6c
AK
709 /* Coalesce all frags from the same physical page in one slot */
710 if (page_info->page_offset == 0) {
711 /* Fresh page */
712 j++;
713 skb_shinfo(skb)->frags[j].page = page_info->page;
714 skb_shinfo(skb)->frags[j].page_offset =
715 page_info->page_offset;
716 skb_shinfo(skb)->frags[j].size = 0;
717 skb_shinfo(skb)->nr_frags++;
718 } else {
719 put_page(page_info->page);
720 }
721
722 skb_shinfo(skb)->frags[j].size += curr_frag_len;
6b7c5b94
SP
723 skb->len += curr_frag_len;
724 skb->data_len += curr_frag_len;
6b7c5b94
SP
725
726 memset(page_info, 0, sizeof(*page_info));
727 }
bd46cb6c 728 BUG_ON(j > MAX_SKB_FRAGS);
6b7c5b94 729
76fbb429 730done:
4097f663 731 be_rx_stats_update(adapter, pktsize, num_rcvd);
6b7c5b94
SP
732 return;
733}
734
5be93b9a 735/* Process the RX completion indicated by rxcp when GRO is disabled */
6b7c5b94
SP
736static void be_rx_compl_process(struct be_adapter *adapter,
737 struct be_eth_rx_compl *rxcp)
738{
739 struct sk_buff *skb;
740 u32 vtp, vid;
6b7c5b94 741
6b7c5b94
SP
742 vtp = AMAP_GET_BITS(struct amap_eth_rx_compl, vtp, rxcp);
743
744 skb = netdev_alloc_skb(adapter->netdev, BE_HDR_LEN + NET_IP_ALIGN);
745 if (!skb) {
746 if (net_ratelimit())
747 dev_warn(&adapter->pdev->dev, "skb alloc failed\n");
748 be_rx_compl_discard(adapter, rxcp);
749 return;
750 }
751
752 skb_reserve(skb, NET_IP_ALIGN);
753
754 skb_fill_rx_data(adapter, skb, rxcp);
755
728a9972 756 if (do_pkt_csum(rxcp, adapter->rx_csum))
6b7c5b94 757 skb->ip_summed = CHECKSUM_NONE;
728a9972
AK
758 else
759 skb->ip_summed = CHECKSUM_UNNECESSARY;
6b7c5b94
SP
760
761 skb->truesize = skb->len + sizeof(struct sk_buff);
762 skb->protocol = eth_type_trans(skb, adapter->netdev);
763 skb->dev = adapter->netdev;
764
765 if (vtp) {
766 if (!adapter->vlan_grp || adapter->num_vlans == 0) {
767 kfree_skb(skb);
768 return;
769 }
770 vid = AMAP_GET_BITS(struct amap_eth_rx_compl, vlan_tag, rxcp);
771 vid = be16_to_cpu(vid);
772 vlan_hwaccel_receive_skb(skb, adapter->vlan_grp, vid);
773 } else {
774 netif_receive_skb(skb);
775 }
776
777 adapter->netdev->last_rx = jiffies;
778
779 return;
780}
781
5be93b9a
AK
782/* Process the RX completion indicated by rxcp when GRO is enabled */
783static void be_rx_compl_process_gro(struct be_adapter *adapter,
6b7c5b94
SP
784 struct be_eth_rx_compl *rxcp)
785{
786 struct be_rx_page_info *page_info;
5be93b9a 787 struct sk_buff *skb = NULL;
6b7c5b94 788 struct be_queue_info *rxq = &adapter->rx_obj.q;
5be93b9a 789 struct be_eq_obj *eq_obj = &adapter->rx_eq;
6b7c5b94 790 u32 num_rcvd, pkt_size, remaining, vlanf, curr_frag_len;
bd46cb6c 791 u16 i, rxq_idx = 0, vid, j;
6b7c5b94
SP
792
793 num_rcvd = AMAP_GET_BITS(struct amap_eth_rx_compl, numfrags, rxcp);
794 pkt_size = AMAP_GET_BITS(struct amap_eth_rx_compl, pktsize, rxcp);
795 vlanf = AMAP_GET_BITS(struct amap_eth_rx_compl, vtp, rxcp);
796 rxq_idx = AMAP_GET_BITS(struct amap_eth_rx_compl, fragndx, rxcp);
797
5be93b9a
AK
798 skb = napi_get_frags(&eq_obj->napi);
799 if (!skb) {
800 be_rx_compl_discard(adapter, rxcp);
801 return;
802 }
803
6b7c5b94 804 remaining = pkt_size;
bd46cb6c 805 for (i = 0, j = -1; i < num_rcvd; i++) {
6b7c5b94
SP
806 page_info = get_rx_page_info(adapter, rxq_idx);
807
808 curr_frag_len = min(remaining, rx_frag_size);
809
bd46cb6c
AK
810 /* Coalesce all frags from the same physical page in one slot */
811 if (i == 0 || page_info->page_offset == 0) {
812 /* First frag or Fresh page */
813 j++;
5be93b9a
AK
814 skb_shinfo(skb)->frags[j].page = page_info->page;
815 skb_shinfo(skb)->frags[j].page_offset =
816 page_info->page_offset;
817 skb_shinfo(skb)->frags[j].size = 0;
bd46cb6c
AK
818 } else {
819 put_page(page_info->page);
820 }
5be93b9a 821 skb_shinfo(skb)->frags[j].size += curr_frag_len;
6b7c5b94 822
bd46cb6c 823 remaining -= curr_frag_len;
6b7c5b94 824 index_inc(&rxq_idx, rxq->len);
6b7c5b94
SP
825 memset(page_info, 0, sizeof(*page_info));
826 }
bd46cb6c 827 BUG_ON(j > MAX_SKB_FRAGS);
6b7c5b94 828
5be93b9a
AK
829 skb_shinfo(skb)->nr_frags = j + 1;
830 skb->len = pkt_size;
831 skb->data_len = pkt_size;
832 skb->truesize += pkt_size;
833 skb->ip_summed = CHECKSUM_UNNECESSARY;
834
6b7c5b94 835 if (likely(!vlanf)) {
5be93b9a 836 napi_gro_frags(&eq_obj->napi);
6b7c5b94
SP
837 } else {
838 vid = AMAP_GET_BITS(struct amap_eth_rx_compl, vlan_tag, rxcp);
839 vid = be16_to_cpu(vid);
840
841 if (!adapter->vlan_grp || adapter->num_vlans == 0)
842 return;
843
5be93b9a 844 vlan_gro_frags(&eq_obj->napi, adapter->vlan_grp, vid);
6b7c5b94
SP
845 }
846
4097f663 847 be_rx_stats_update(adapter, pkt_size, num_rcvd);
6b7c5b94
SP
848 return;
849}
850
851static struct be_eth_rx_compl *be_rx_compl_get(struct be_adapter *adapter)
852{
853 struct be_eth_rx_compl *rxcp = queue_tail_node(&adapter->rx_obj.cq);
854
855 if (rxcp->dw[offsetof(struct amap_eth_rx_compl, valid) / 32] == 0)
856 return NULL;
857
858 be_dws_le_to_cpu(rxcp, sizeof(*rxcp));
859
6b7c5b94
SP
860 queue_tail_inc(&adapter->rx_obj.cq);
861 return rxcp;
862}
863
a7a0ef31
SP
864/* To reset the valid bit, we need to reset the whole word as
865 * when walking the queue the valid entries are little-endian
866 * and invalid entries are host endian
867 */
868static inline void be_rx_compl_reset(struct be_eth_rx_compl *rxcp)
869{
870 rxcp->dw[offsetof(struct amap_eth_rx_compl, valid) / 32] = 0;
871}
872
6b7c5b94
SP
873static inline struct page *be_alloc_pages(u32 size)
874{
875 gfp_t alloc_flags = GFP_ATOMIC;
876 u32 order = get_order(size);
877 if (order > 0)
878 alloc_flags |= __GFP_COMP;
879 return alloc_pages(alloc_flags, order);
880}
881
882/*
883 * Allocate a page, split it to fragments of size rx_frag_size and post as
884 * receive buffers to BE
885 */
886static void be_post_rx_frags(struct be_adapter *adapter)
887{
888 struct be_rx_page_info *page_info_tbl = adapter->rx_obj.page_info_tbl;
889 struct be_rx_page_info *page_info = NULL;
890 struct be_queue_info *rxq = &adapter->rx_obj.q;
891 struct page *pagep = NULL;
892 struct be_eth_rx_d *rxd;
893 u64 page_dmaaddr = 0, frag_dmaaddr;
894 u32 posted, page_offset = 0;
895
6b7c5b94
SP
896 page_info = &page_info_tbl[rxq->head];
897 for (posted = 0; posted < MAX_RX_POST && !page_info->page; posted++) {
898 if (!pagep) {
899 pagep = be_alloc_pages(adapter->big_page_size);
900 if (unlikely(!pagep)) {
901 drvr_stats(adapter)->be_ethrx_post_fail++;
902 break;
903 }
904 page_dmaaddr = pci_map_page(adapter->pdev, pagep, 0,
905 adapter->big_page_size,
906 PCI_DMA_FROMDEVICE);
907 page_info->page_offset = 0;
908 } else {
909 get_page(pagep);
910 page_info->page_offset = page_offset + rx_frag_size;
911 }
912 page_offset = page_info->page_offset;
913 page_info->page = pagep;
914 pci_unmap_addr_set(page_info, bus, page_dmaaddr);
915 frag_dmaaddr = page_dmaaddr + page_info->page_offset;
916
917 rxd = queue_head_node(rxq);
918 rxd->fragpa_lo = cpu_to_le32(frag_dmaaddr & 0xFFFFFFFF);
919 rxd->fragpa_hi = cpu_to_le32(upper_32_bits(frag_dmaaddr));
920 queue_head_inc(rxq);
921
922 /* Any space left in the current big page for another frag? */
923 if ((page_offset + rx_frag_size + rx_frag_size) >
924 adapter->big_page_size) {
925 pagep = NULL;
926 page_info->last_page_user = true;
927 }
928 page_info = &page_info_tbl[rxq->head];
929 }
930 if (pagep)
931 page_info->last_page_user = true;
932
933 if (posted) {
6b7c5b94 934 atomic_add(posted, &rxq->used);
8788fdc2 935 be_rxq_notify(adapter, rxq->id, posted);
ea1dae11
SP
936 } else if (atomic_read(&rxq->used) == 0) {
937 /* Let be_worker replenish when memory is available */
938 adapter->rx_post_starved = true;
6b7c5b94
SP
939 }
940
941 return;
942}
943
5fb379ee 944static struct be_eth_tx_compl *be_tx_compl_get(struct be_queue_info *tx_cq)
6b7c5b94 945{
6b7c5b94
SP
946 struct be_eth_tx_compl *txcp = queue_tail_node(tx_cq);
947
948 if (txcp->dw[offsetof(struct amap_eth_tx_compl, valid) / 32] == 0)
949 return NULL;
950
951 be_dws_le_to_cpu(txcp, sizeof(*txcp));
952
953 txcp->dw[offsetof(struct amap_eth_tx_compl, valid) / 32] = 0;
954
955 queue_tail_inc(tx_cq);
956 return txcp;
957}
958
959static void be_tx_compl_process(struct be_adapter *adapter, u16 last_index)
960{
961 struct be_queue_info *txq = &adapter->tx_obj.q;
962 struct be_eth_wrb *wrb;
963 struct sk_buff **sent_skbs = adapter->tx_obj.sent_skb_list;
964 struct sk_buff *sent_skb;
965 u64 busaddr;
966 u16 cur_index, num_wrbs = 0;
967
968 cur_index = txq->tail;
969 sent_skb = sent_skbs[cur_index];
970 BUG_ON(!sent_skb);
971 sent_skbs[cur_index] = NULL;
972
973 do {
974 cur_index = txq->tail;
975 wrb = queue_tail_node(txq);
976 be_dws_le_to_cpu(wrb, sizeof(*wrb));
977 busaddr = ((u64)wrb->frag_pa_hi << 32) | (u64)wrb->frag_pa_lo;
978 if (busaddr != 0) {
979 pci_unmap_single(adapter->pdev, busaddr,
980 wrb->frag_len, PCI_DMA_TODEVICE);
981 }
982 num_wrbs++;
983 queue_tail_inc(txq);
984 } while (cur_index != last_index);
985
986 atomic_sub(num_wrbs, &txq->used);
987
988 kfree_skb(sent_skb);
989}
990
859b1e4e
SP
991static inline struct be_eq_entry *event_get(struct be_eq_obj *eq_obj)
992{
993 struct be_eq_entry *eqe = queue_tail_node(&eq_obj->q);
994
995 if (!eqe->evt)
996 return NULL;
997
998 eqe->evt = le32_to_cpu(eqe->evt);
999 queue_tail_inc(&eq_obj->q);
1000 return eqe;
1001}
1002
1003static int event_handle(struct be_adapter *adapter,
1004 struct be_eq_obj *eq_obj)
1005{
1006 struct be_eq_entry *eqe;
1007 u16 num = 0;
1008
1009 while ((eqe = event_get(eq_obj)) != NULL) {
1010 eqe->evt = 0;
1011 num++;
1012 }
1013
1014 /* Deal with any spurious interrupts that come
1015 * without events
1016 */
1017 be_eq_notify(adapter, eq_obj->q.id, true, true, num);
1018 if (num)
1019 napi_schedule(&eq_obj->napi);
1020
1021 return num;
1022}
1023
1024/* Just read and notify events without processing them.
1025 * Used at the time of destroying event queues */
1026static void be_eq_clean(struct be_adapter *adapter,
1027 struct be_eq_obj *eq_obj)
1028{
1029 struct be_eq_entry *eqe;
1030 u16 num = 0;
1031
1032 while ((eqe = event_get(eq_obj)) != NULL) {
1033 eqe->evt = 0;
1034 num++;
1035 }
1036
1037 if (num)
1038 be_eq_notify(adapter, eq_obj->q.id, false, true, num);
1039}
1040
6b7c5b94
SP
1041static void be_rx_q_clean(struct be_adapter *adapter)
1042{
1043 struct be_rx_page_info *page_info;
1044 struct be_queue_info *rxq = &adapter->rx_obj.q;
1045 struct be_queue_info *rx_cq = &adapter->rx_obj.cq;
1046 struct be_eth_rx_compl *rxcp;
1047 u16 tail;
1048
1049 /* First cleanup pending rx completions */
1050 while ((rxcp = be_rx_compl_get(adapter)) != NULL) {
1051 be_rx_compl_discard(adapter, rxcp);
a7a0ef31 1052 be_rx_compl_reset(rxcp);
8788fdc2 1053 be_cq_notify(adapter, rx_cq->id, true, 1);
6b7c5b94
SP
1054 }
1055
1056 /* Then free posted rx buffer that were not used */
1057 tail = (rxq->head + rxq->len - atomic_read(&rxq->used)) % rxq->len;
cdab23b7 1058 for (; atomic_read(&rxq->used) > 0; index_inc(&tail, rxq->len)) {
6b7c5b94
SP
1059 page_info = get_rx_page_info(adapter, tail);
1060 put_page(page_info->page);
1061 memset(page_info, 0, sizeof(*page_info));
1062 }
1063 BUG_ON(atomic_read(&rxq->used));
1064}
1065
a8e9179a 1066static void be_tx_compl_clean(struct be_adapter *adapter)
6b7c5b94 1067{
a8e9179a 1068 struct be_queue_info *tx_cq = &adapter->tx_obj.cq;
6b7c5b94 1069 struct be_queue_info *txq = &adapter->tx_obj.q;
a8e9179a
SP
1070 struct be_eth_tx_compl *txcp;
1071 u16 end_idx, cmpl = 0, timeo = 0;
1072
1073 /* Wait for a max of 200ms for all the tx-completions to arrive. */
1074 do {
1075 while ((txcp = be_tx_compl_get(tx_cq))) {
1076 end_idx = AMAP_GET_BITS(struct amap_eth_tx_compl,
1077 wrb_index, txcp);
1078 be_tx_compl_process(adapter, end_idx);
1079 cmpl++;
1080 }
1081 if (cmpl) {
1082 be_cq_notify(adapter, tx_cq->id, false, cmpl);
1083 cmpl = 0;
1084 }
1085
1086 if (atomic_read(&txq->used) == 0 || ++timeo > 200)
1087 break;
1088
1089 mdelay(1);
1090 } while (true);
1091
1092 if (atomic_read(&txq->used))
1093 dev_err(&adapter->pdev->dev, "%d pending tx-completions\n",
1094 atomic_read(&txq->used));
6b7c5b94
SP
1095}
1096
5fb379ee
SP
1097static void be_mcc_queues_destroy(struct be_adapter *adapter)
1098{
1099 struct be_queue_info *q;
5fb379ee 1100
8788fdc2 1101 q = &adapter->mcc_obj.q;
5fb379ee 1102 if (q->created)
8788fdc2 1103 be_cmd_q_destroy(adapter, q, QTYPE_MCCQ);
5fb379ee
SP
1104 be_queue_free(adapter, q);
1105
8788fdc2 1106 q = &adapter->mcc_obj.cq;
5fb379ee 1107 if (q->created)
8788fdc2 1108 be_cmd_q_destroy(adapter, q, QTYPE_CQ);
5fb379ee
SP
1109 be_queue_free(adapter, q);
1110}
1111
1112/* Must be called only after TX qs are created as MCC shares TX EQ */
1113static int be_mcc_queues_create(struct be_adapter *adapter)
1114{
1115 struct be_queue_info *q, *cq;
5fb379ee
SP
1116
1117 /* Alloc MCC compl queue */
8788fdc2 1118 cq = &adapter->mcc_obj.cq;
5fb379ee 1119 if (be_queue_alloc(adapter, cq, MCC_CQ_LEN,
efd2e40a 1120 sizeof(struct be_mcc_compl)))
5fb379ee
SP
1121 goto err;
1122
1123 /* Ask BE to create MCC compl queue; share TX's eq */
8788fdc2 1124 if (be_cmd_cq_create(adapter, cq, &adapter->tx_eq.q, false, true, 0))
5fb379ee
SP
1125 goto mcc_cq_free;
1126
1127 /* Alloc MCC queue */
8788fdc2 1128 q = &adapter->mcc_obj.q;
5fb379ee
SP
1129 if (be_queue_alloc(adapter, q, MCC_Q_LEN, sizeof(struct be_mcc_wrb)))
1130 goto mcc_cq_destroy;
1131
1132 /* Ask BE to create MCC queue */
8788fdc2 1133 if (be_cmd_mccq_create(adapter, q, cq))
5fb379ee
SP
1134 goto mcc_q_free;
1135
1136 return 0;
1137
1138mcc_q_free:
1139 be_queue_free(adapter, q);
1140mcc_cq_destroy:
8788fdc2 1141 be_cmd_q_destroy(adapter, cq, QTYPE_CQ);
5fb379ee
SP
1142mcc_cq_free:
1143 be_queue_free(adapter, cq);
1144err:
1145 return -1;
1146}
1147
6b7c5b94
SP
1148static void be_tx_queues_destroy(struct be_adapter *adapter)
1149{
1150 struct be_queue_info *q;
1151
1152 q = &adapter->tx_obj.q;
a8e9179a 1153 if (q->created)
8788fdc2 1154 be_cmd_q_destroy(adapter, q, QTYPE_TXQ);
6b7c5b94
SP
1155 be_queue_free(adapter, q);
1156
1157 q = &adapter->tx_obj.cq;
1158 if (q->created)
8788fdc2 1159 be_cmd_q_destroy(adapter, q, QTYPE_CQ);
6b7c5b94
SP
1160 be_queue_free(adapter, q);
1161
859b1e4e
SP
1162 /* Clear any residual events */
1163 be_eq_clean(adapter, &adapter->tx_eq);
1164
6b7c5b94
SP
1165 q = &adapter->tx_eq.q;
1166 if (q->created)
8788fdc2 1167 be_cmd_q_destroy(adapter, q, QTYPE_EQ);
6b7c5b94
SP
1168 be_queue_free(adapter, q);
1169}
1170
1171static int be_tx_queues_create(struct be_adapter *adapter)
1172{
1173 struct be_queue_info *eq, *q, *cq;
1174
1175 adapter->tx_eq.max_eqd = 0;
1176 adapter->tx_eq.min_eqd = 0;
1177 adapter->tx_eq.cur_eqd = 96;
1178 adapter->tx_eq.enable_aic = false;
1179 /* Alloc Tx Event queue */
1180 eq = &adapter->tx_eq.q;
1181 if (be_queue_alloc(adapter, eq, EVNT_Q_LEN, sizeof(struct be_eq_entry)))
1182 return -1;
1183
1184 /* Ask BE to create Tx Event queue */
8788fdc2 1185 if (be_cmd_eq_create(adapter, eq, adapter->tx_eq.cur_eqd))
6b7c5b94
SP
1186 goto tx_eq_free;
1187 /* Alloc TX eth compl queue */
1188 cq = &adapter->tx_obj.cq;
1189 if (be_queue_alloc(adapter, cq, TX_CQ_LEN,
1190 sizeof(struct be_eth_tx_compl)))
1191 goto tx_eq_destroy;
1192
1193 /* Ask BE to create Tx eth compl queue */
8788fdc2 1194 if (be_cmd_cq_create(adapter, cq, eq, false, false, 3))
6b7c5b94
SP
1195 goto tx_cq_free;
1196
1197 /* Alloc TX eth queue */
1198 q = &adapter->tx_obj.q;
1199 if (be_queue_alloc(adapter, q, TX_Q_LEN, sizeof(struct be_eth_wrb)))
1200 goto tx_cq_destroy;
1201
1202 /* Ask BE to create Tx eth queue */
8788fdc2 1203 if (be_cmd_txq_create(adapter, q, cq))
6b7c5b94
SP
1204 goto tx_q_free;
1205 return 0;
1206
1207tx_q_free:
1208 be_queue_free(adapter, q);
1209tx_cq_destroy:
8788fdc2 1210 be_cmd_q_destroy(adapter, cq, QTYPE_CQ);
6b7c5b94
SP
1211tx_cq_free:
1212 be_queue_free(adapter, cq);
1213tx_eq_destroy:
8788fdc2 1214 be_cmd_q_destroy(adapter, eq, QTYPE_EQ);
6b7c5b94
SP
1215tx_eq_free:
1216 be_queue_free(adapter, eq);
1217 return -1;
1218}
1219
1220static void be_rx_queues_destroy(struct be_adapter *adapter)
1221{
1222 struct be_queue_info *q;
1223
1224 q = &adapter->rx_obj.q;
1225 if (q->created) {
8788fdc2 1226 be_cmd_q_destroy(adapter, q, QTYPE_RXQ);
6b7c5b94
SP
1227 be_rx_q_clean(adapter);
1228 }
1229 be_queue_free(adapter, q);
1230
1231 q = &adapter->rx_obj.cq;
1232 if (q->created)
8788fdc2 1233 be_cmd_q_destroy(adapter, q, QTYPE_CQ);
6b7c5b94
SP
1234 be_queue_free(adapter, q);
1235
859b1e4e
SP
1236 /* Clear any residual events */
1237 be_eq_clean(adapter, &adapter->rx_eq);
1238
6b7c5b94
SP
1239 q = &adapter->rx_eq.q;
1240 if (q->created)
8788fdc2 1241 be_cmd_q_destroy(adapter, q, QTYPE_EQ);
6b7c5b94
SP
1242 be_queue_free(adapter, q);
1243}
1244
1245static int be_rx_queues_create(struct be_adapter *adapter)
1246{
1247 struct be_queue_info *eq, *q, *cq;
1248 int rc;
1249
6b7c5b94
SP
1250 adapter->big_page_size = (1 << get_order(rx_frag_size)) * PAGE_SIZE;
1251 adapter->rx_eq.max_eqd = BE_MAX_EQD;
1252 adapter->rx_eq.min_eqd = 0;
1253 adapter->rx_eq.cur_eqd = 0;
1254 adapter->rx_eq.enable_aic = true;
1255
1256 /* Alloc Rx Event queue */
1257 eq = &adapter->rx_eq.q;
1258 rc = be_queue_alloc(adapter, eq, EVNT_Q_LEN,
1259 sizeof(struct be_eq_entry));
1260 if (rc)
1261 return rc;
1262
1263 /* Ask BE to create Rx Event queue */
8788fdc2 1264 rc = be_cmd_eq_create(adapter, eq, adapter->rx_eq.cur_eqd);
6b7c5b94
SP
1265 if (rc)
1266 goto rx_eq_free;
1267
1268 /* Alloc RX eth compl queue */
1269 cq = &adapter->rx_obj.cq;
1270 rc = be_queue_alloc(adapter, cq, RX_CQ_LEN,
1271 sizeof(struct be_eth_rx_compl));
1272 if (rc)
1273 goto rx_eq_destroy;
1274
1275 /* Ask BE to create Rx eth compl queue */
8788fdc2 1276 rc = be_cmd_cq_create(adapter, cq, eq, false, false, 3);
6b7c5b94
SP
1277 if (rc)
1278 goto rx_cq_free;
1279
1280 /* Alloc RX eth queue */
1281 q = &adapter->rx_obj.q;
1282 rc = be_queue_alloc(adapter, q, RX_Q_LEN, sizeof(struct be_eth_rx_d));
1283 if (rc)
1284 goto rx_cq_destroy;
1285
1286 /* Ask BE to create Rx eth queue */
8788fdc2 1287 rc = be_cmd_rxq_create(adapter, q, cq->id, rx_frag_size,
6b7c5b94
SP
1288 BE_MAX_JUMBO_FRAME_SIZE, adapter->if_handle, false);
1289 if (rc)
1290 goto rx_q_free;
1291
1292 return 0;
1293rx_q_free:
1294 be_queue_free(adapter, q);
1295rx_cq_destroy:
8788fdc2 1296 be_cmd_q_destroy(adapter, cq, QTYPE_CQ);
6b7c5b94
SP
1297rx_cq_free:
1298 be_queue_free(adapter, cq);
1299rx_eq_destroy:
8788fdc2 1300 be_cmd_q_destroy(adapter, eq, QTYPE_EQ);
6b7c5b94
SP
1301rx_eq_free:
1302 be_queue_free(adapter, eq);
1303 return rc;
1304}
6b7c5b94
SP
1305
1306static irqreturn_t be_intx(int irq, void *dev)
1307{
1308 struct be_adapter *adapter = dev;
8788fdc2 1309 int isr;
6b7c5b94 1310
8788fdc2 1311 isr = ioread32(adapter->csr + CEV_ISR0_OFFSET +
eec368fb 1312 be_pci_func(adapter) * CEV_ISR_SIZE);
c001c213 1313 if (!isr)
8788fdc2 1314 return IRQ_NONE;
6b7c5b94 1315
8788fdc2
SP
1316 event_handle(adapter, &adapter->tx_eq);
1317 event_handle(adapter, &adapter->rx_eq);
c001c213 1318
8788fdc2 1319 return IRQ_HANDLED;
6b7c5b94
SP
1320}
1321
1322static irqreturn_t be_msix_rx(int irq, void *dev)
1323{
1324 struct be_adapter *adapter = dev;
1325
8788fdc2 1326 event_handle(adapter, &adapter->rx_eq);
6b7c5b94
SP
1327
1328 return IRQ_HANDLED;
1329}
1330
5fb379ee 1331static irqreturn_t be_msix_tx_mcc(int irq, void *dev)
6b7c5b94
SP
1332{
1333 struct be_adapter *adapter = dev;
1334
8788fdc2 1335 event_handle(adapter, &adapter->tx_eq);
6b7c5b94
SP
1336
1337 return IRQ_HANDLED;
1338}
1339
5be93b9a 1340static inline bool do_gro(struct be_adapter *adapter,
6b7c5b94
SP
1341 struct be_eth_rx_compl *rxcp)
1342{
1343 int err = AMAP_GET_BITS(struct amap_eth_rx_compl, err, rxcp);
1344 int tcp_frame = AMAP_GET_BITS(struct amap_eth_rx_compl, tcpf, rxcp);
1345
1346 if (err)
1347 drvr_stats(adapter)->be_rxcp_err++;
1348
5be93b9a 1349 return (tcp_frame && !err) ? true : false;
6b7c5b94
SP
1350}
1351
1352int be_poll_rx(struct napi_struct *napi, int budget)
1353{
1354 struct be_eq_obj *rx_eq = container_of(napi, struct be_eq_obj, napi);
1355 struct be_adapter *adapter =
1356 container_of(rx_eq, struct be_adapter, rx_eq);
1357 struct be_queue_info *rx_cq = &adapter->rx_obj.cq;
1358 struct be_eth_rx_compl *rxcp;
1359 u32 work_done;
1360
1361 for (work_done = 0; work_done < budget; work_done++) {
1362 rxcp = be_rx_compl_get(adapter);
1363 if (!rxcp)
1364 break;
1365
5be93b9a
AK
1366 if (do_gro(adapter, rxcp))
1367 be_rx_compl_process_gro(adapter, rxcp);
6b7c5b94
SP
1368 else
1369 be_rx_compl_process(adapter, rxcp);
a7a0ef31
SP
1370
1371 be_rx_compl_reset(rxcp);
6b7c5b94
SP
1372 }
1373
6b7c5b94
SP
1374 /* Refill the queue */
1375 if (atomic_read(&adapter->rx_obj.q.used) < RX_FRAGS_REFILL_WM)
1376 be_post_rx_frags(adapter);
1377
1378 /* All consumed */
1379 if (work_done < budget) {
1380 napi_complete(napi);
8788fdc2 1381 be_cq_notify(adapter, rx_cq->id, true, work_done);
6b7c5b94
SP
1382 } else {
1383 /* More to be consumed; continue with interrupts disabled */
8788fdc2 1384 be_cq_notify(adapter, rx_cq->id, false, work_done);
6b7c5b94
SP
1385 }
1386 return work_done;
1387}
1388
5fb379ee 1389void be_process_tx(struct be_adapter *adapter)
6b7c5b94 1390{
5fb379ee
SP
1391 struct be_queue_info *txq = &adapter->tx_obj.q;
1392 struct be_queue_info *tx_cq = &adapter->tx_obj.cq;
6b7c5b94
SP
1393 struct be_eth_tx_compl *txcp;
1394 u32 num_cmpl = 0;
1395 u16 end_idx;
1396
5fb379ee 1397 while ((txcp = be_tx_compl_get(tx_cq))) {
6b7c5b94
SP
1398 end_idx = AMAP_GET_BITS(struct amap_eth_tx_compl,
1399 wrb_index, txcp);
1400 be_tx_compl_process(adapter, end_idx);
1401 num_cmpl++;
1402 }
1403
5fb379ee 1404 if (num_cmpl) {
8788fdc2 1405 be_cq_notify(adapter, tx_cq->id, true, num_cmpl);
5fb379ee
SP
1406
1407 /* As Tx wrbs have been freed up, wake up netdev queue if
1408 * it was stopped due to lack of tx wrbs.
1409 */
1410 if (netif_queue_stopped(adapter->netdev) &&
6b7c5b94 1411 atomic_read(&txq->used) < txq->len / 2) {
5fb379ee
SP
1412 netif_wake_queue(adapter->netdev);
1413 }
1414
1415 drvr_stats(adapter)->be_tx_events++;
1416 drvr_stats(adapter)->be_tx_compl += num_cmpl;
6b7c5b94 1417 }
5fb379ee
SP
1418}
1419
1420/* As TX and MCC share the same EQ check for both TX and MCC completions.
1421 * For TX/MCC we don't honour budget; consume everything
1422 */
1423static int be_poll_tx_mcc(struct napi_struct *napi, int budget)
1424{
1425 struct be_eq_obj *tx_eq = container_of(napi, struct be_eq_obj, napi);
1426 struct be_adapter *adapter =
1427 container_of(tx_eq, struct be_adapter, tx_eq);
6b7c5b94
SP
1428
1429 napi_complete(napi);
1430
5fb379ee 1431 be_process_tx(adapter);
6b7c5b94 1432
8788fdc2 1433 be_process_mcc(adapter);
6b7c5b94
SP
1434
1435 return 1;
1436}
1437
ea1dae11
SP
1438static void be_worker(struct work_struct *work)
1439{
1440 struct be_adapter *adapter =
1441 container_of(work, struct be_adapter, work.work);
1442 int status;
1443
ea1dae11 1444 /* Get Stats */
8788fdc2 1445 status = be_cmd_get_stats(adapter, &adapter->stats.cmd);
ea1dae11
SP
1446 if (!status)
1447 netdev_stats_update(adapter);
1448
1449 /* Set EQ delay */
1450 be_rx_eqd_update(adapter);
1451
4097f663
SP
1452 be_tx_rate_update(adapter);
1453 be_rx_rate_update(adapter);
1454
ea1dae11
SP
1455 if (adapter->rx_post_starved) {
1456 adapter->rx_post_starved = false;
1457 be_post_rx_frags(adapter);
1458 }
1459
1460 schedule_delayed_work(&adapter->work, msecs_to_jiffies(1000));
1461}
1462
6b7c5b94
SP
1463static void be_msix_enable(struct be_adapter *adapter)
1464{
1465 int i, status;
1466
1467 for (i = 0; i < BE_NUM_MSIX_VECTORS; i++)
1468 adapter->msix_entries[i].entry = i;
1469
1470 status = pci_enable_msix(adapter->pdev, adapter->msix_entries,
1471 BE_NUM_MSIX_VECTORS);
1472 if (status == 0)
1473 adapter->msix_enabled = true;
1474 return;
1475}
1476
1477static inline int be_msix_vec_get(struct be_adapter *adapter, u32 eq_id)
1478{
eec368fb 1479 return adapter->msix_entries[eq_id - 8 * be_pci_func(adapter)].vector;
6b7c5b94
SP
1480}
1481
1482static int be_msix_register(struct be_adapter *adapter)
1483{
1484 struct net_device *netdev = adapter->netdev;
1485 struct be_eq_obj *tx_eq = &adapter->tx_eq;
1486 struct be_eq_obj *rx_eq = &adapter->rx_eq;
1487 int status, vec;
1488
1489 sprintf(tx_eq->desc, "%s-tx", netdev->name);
1490 vec = be_msix_vec_get(adapter, tx_eq->q.id);
5fb379ee 1491 status = request_irq(vec, be_msix_tx_mcc, 0, tx_eq->desc, adapter);
6b7c5b94
SP
1492 if (status)
1493 goto err;
1494
1495 sprintf(rx_eq->desc, "%s-rx", netdev->name);
1496 vec = be_msix_vec_get(adapter, rx_eq->q.id);
1497 status = request_irq(vec, be_msix_rx, 0, rx_eq->desc, adapter);
1498 if (status) { /* Free TX IRQ */
1499 vec = be_msix_vec_get(adapter, tx_eq->q.id);
1500 free_irq(vec, adapter);
1501 goto err;
1502 }
1503 return 0;
1504err:
1505 dev_warn(&adapter->pdev->dev,
1506 "MSIX Request IRQ failed - err %d\n", status);
1507 pci_disable_msix(adapter->pdev);
1508 adapter->msix_enabled = false;
1509 return status;
1510}
1511
1512static int be_irq_register(struct be_adapter *adapter)
1513{
1514 struct net_device *netdev = adapter->netdev;
1515 int status;
1516
1517 if (adapter->msix_enabled) {
1518 status = be_msix_register(adapter);
1519 if (status == 0)
1520 goto done;
1521 }
1522
1523 /* INTx */
1524 netdev->irq = adapter->pdev->irq;
1525 status = request_irq(netdev->irq, be_intx, IRQF_SHARED, netdev->name,
1526 adapter);
1527 if (status) {
1528 dev_err(&adapter->pdev->dev,
1529 "INTx request IRQ failed - err %d\n", status);
1530 return status;
1531 }
1532done:
1533 adapter->isr_registered = true;
1534 return 0;
1535}
1536
1537static void be_irq_unregister(struct be_adapter *adapter)
1538{
1539 struct net_device *netdev = adapter->netdev;
1540 int vec;
1541
1542 if (!adapter->isr_registered)
1543 return;
1544
1545 /* INTx */
1546 if (!adapter->msix_enabled) {
1547 free_irq(netdev->irq, adapter);
1548 goto done;
1549 }
1550
1551 /* MSIx */
1552 vec = be_msix_vec_get(adapter, adapter->tx_eq.q.id);
1553 free_irq(vec, adapter);
1554 vec = be_msix_vec_get(adapter, adapter->rx_eq.q.id);
1555 free_irq(vec, adapter);
1556done:
1557 adapter->isr_registered = false;
1558 return;
1559}
1560
1561static int be_open(struct net_device *netdev)
1562{
1563 struct be_adapter *adapter = netdev_priv(netdev);
6b7c5b94
SP
1564 struct be_eq_obj *rx_eq = &adapter->rx_eq;
1565 struct be_eq_obj *tx_eq = &adapter->tx_eq;
a8f447bd
SP
1566 bool link_up;
1567 int status;
5fb379ee
SP
1568
1569 /* First time posting */
1570 be_post_rx_frags(adapter);
1571
1572 napi_enable(&rx_eq->napi);
1573 napi_enable(&tx_eq->napi);
1574
1575 be_irq_register(adapter);
1576
8788fdc2 1577 be_intr_set(adapter, true);
5fb379ee
SP
1578
1579 /* The evt queues are created in unarmed state; arm them */
8788fdc2
SP
1580 be_eq_notify(adapter, rx_eq->q.id, true, false, 0);
1581 be_eq_notify(adapter, tx_eq->q.id, true, false, 0);
5fb379ee
SP
1582
1583 /* Rx compl queue may be in unarmed state; rearm it */
8788fdc2 1584 be_cq_notify(adapter, adapter->rx_obj.cq.id, true, 0);
5fb379ee 1585
8788fdc2 1586 status = be_cmd_link_status_query(adapter, &link_up);
a8f447bd
SP
1587 if (status)
1588 return status;
1589 be_link_status_update(adapter, link_up);
5fb379ee
SP
1590
1591 schedule_delayed_work(&adapter->work, msecs_to_jiffies(100));
1592 return 0;
1593}
1594
1595static int be_setup(struct be_adapter *adapter)
1596{
5fb379ee 1597 struct net_device *netdev = adapter->netdev;
6b7c5b94
SP
1598 u32 if_flags;
1599 int status;
1600
1601 if_flags = BE_IF_FLAGS_BROADCAST | BE_IF_FLAGS_PROMISCUOUS |
1602 BE_IF_FLAGS_MCAST_PROMISCUOUS | BE_IF_FLAGS_UNTAGGED |
1603 BE_IF_FLAGS_PASS_L3L4_ERRORS;
8788fdc2 1604 status = be_cmd_if_create(adapter, if_flags, netdev->dev_addr,
6b7c5b94
SP
1605 false/* pmac_invalid */, &adapter->if_handle,
1606 &adapter->pmac_id);
1607 if (status != 0)
1608 goto do_none;
1609
1ab1ab75
SP
1610 be_vid_config(netdev);
1611
8788fdc2 1612 status = be_cmd_set_flow_control(adapter, true, true);
6b7c5b94
SP
1613 if (status != 0)
1614 goto if_destroy;
1615
1616 status = be_tx_queues_create(adapter);
1617 if (status != 0)
1618 goto if_destroy;
1619
1620 status = be_rx_queues_create(adapter);
1621 if (status != 0)
1622 goto tx_qs_destroy;
1623
5fb379ee
SP
1624 status = be_mcc_queues_create(adapter);
1625 if (status != 0)
1626 goto rx_qs_destroy;
6b7c5b94 1627
6b7c5b94
SP
1628 return 0;
1629
5fb379ee
SP
1630rx_qs_destroy:
1631 be_rx_queues_destroy(adapter);
6b7c5b94
SP
1632tx_qs_destroy:
1633 be_tx_queues_destroy(adapter);
1634if_destroy:
8788fdc2 1635 be_cmd_if_destroy(adapter, adapter->if_handle);
6b7c5b94
SP
1636do_none:
1637 return status;
1638}
1639
5fb379ee
SP
1640static int be_clear(struct be_adapter *adapter)
1641{
5fb379ee
SP
1642 be_rx_queues_destroy(adapter);
1643 be_tx_queues_destroy(adapter);
1644
8788fdc2 1645 be_cmd_if_destroy(adapter, adapter->if_handle);
5fb379ee
SP
1646
1647 be_mcc_queues_destroy(adapter);
1648 return 0;
1649}
1650
6b7c5b94
SP
1651static int be_close(struct net_device *netdev)
1652{
1653 struct be_adapter *adapter = netdev_priv(netdev);
6b7c5b94
SP
1654 struct be_eq_obj *rx_eq = &adapter->rx_eq;
1655 struct be_eq_obj *tx_eq = &adapter->tx_eq;
1656 int vec;
1657
b305be78 1658 cancel_delayed_work_sync(&adapter->work);
6b7c5b94
SP
1659
1660 netif_stop_queue(netdev);
1661 netif_carrier_off(netdev);
a8f447bd 1662 adapter->link_up = false;
6b7c5b94 1663
8788fdc2 1664 be_intr_set(adapter, false);
6b7c5b94
SP
1665
1666 if (adapter->msix_enabled) {
1667 vec = be_msix_vec_get(adapter, tx_eq->q.id);
1668 synchronize_irq(vec);
1669 vec = be_msix_vec_get(adapter, rx_eq->q.id);
1670 synchronize_irq(vec);
1671 } else {
1672 synchronize_irq(netdev->irq);
1673 }
1674 be_irq_unregister(adapter);
1675
1676 napi_disable(&rx_eq->napi);
1677 napi_disable(&tx_eq->napi);
1678
a8e9179a
SP
1679 /* Wait for all pending tx completions to arrive so that
1680 * all tx skbs are freed.
1681 */
1682 be_tx_compl_clean(adapter);
1683
6b7c5b94
SP
1684 return 0;
1685}
1686
6b7c5b94
SP
1687static struct net_device_ops be_netdev_ops = {
1688 .ndo_open = be_open,
1689 .ndo_stop = be_close,
1690 .ndo_start_xmit = be_xmit,
1691 .ndo_get_stats = be_get_stats,
1692 .ndo_set_rx_mode = be_set_multicast_list,
1693 .ndo_set_mac_address = be_mac_addr_set,
1694 .ndo_change_mtu = be_change_mtu,
1695 .ndo_validate_addr = eth_validate_addr,
1696 .ndo_vlan_rx_register = be_vlan_register,
1697 .ndo_vlan_rx_add_vid = be_vlan_add_vid,
1698 .ndo_vlan_rx_kill_vid = be_vlan_rem_vid,
1699};
1700
1701static void be_netdev_init(struct net_device *netdev)
1702{
1703 struct be_adapter *adapter = netdev_priv(netdev);
1704
1705 netdev->features |= NETIF_F_SG | NETIF_F_HW_VLAN_RX | NETIF_F_TSO |
1706 NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_FILTER | NETIF_F_IP_CSUM |
5be93b9a 1707 NETIF_F_IPV6_CSUM | NETIF_F_GRO;
6b7c5b94
SP
1708
1709 netdev->flags |= IFF_MULTICAST;
1710
728a9972
AK
1711 adapter->rx_csum = true;
1712
6b7c5b94
SP
1713 BE_SET_NETDEV_OPS(netdev, &be_netdev_ops);
1714
1715 SET_ETHTOOL_OPS(netdev, &be_ethtool_ops);
1716
6b7c5b94
SP
1717 netif_napi_add(netdev, &adapter->rx_eq.napi, be_poll_rx,
1718 BE_NAPI_WEIGHT);
5fb379ee 1719 netif_napi_add(netdev, &adapter->tx_eq.napi, be_poll_tx_mcc,
6b7c5b94
SP
1720 BE_NAPI_WEIGHT);
1721
1722 netif_carrier_off(netdev);
1723 netif_stop_queue(netdev);
1724}
1725
1726static void be_unmap_pci_bars(struct be_adapter *adapter)
1727{
8788fdc2
SP
1728 if (adapter->csr)
1729 iounmap(adapter->csr);
1730 if (adapter->db)
1731 iounmap(adapter->db);
1732 if (adapter->pcicfg)
1733 iounmap(adapter->pcicfg);
6b7c5b94
SP
1734}
1735
1736static int be_map_pci_bars(struct be_adapter *adapter)
1737{
1738 u8 __iomem *addr;
1739
1740 addr = ioremap_nocache(pci_resource_start(adapter->pdev, 2),
1741 pci_resource_len(adapter->pdev, 2));
1742 if (addr == NULL)
1743 return -ENOMEM;
8788fdc2 1744 adapter->csr = addr;
6b7c5b94
SP
1745
1746 addr = ioremap_nocache(pci_resource_start(adapter->pdev, 4),
1747 128 * 1024);
1748 if (addr == NULL)
1749 goto pci_map_err;
8788fdc2 1750 adapter->db = addr;
6b7c5b94
SP
1751
1752 addr = ioremap_nocache(pci_resource_start(adapter->pdev, 1),
1753 pci_resource_len(adapter->pdev, 1));
1754 if (addr == NULL)
1755 goto pci_map_err;
8788fdc2 1756 adapter->pcicfg = addr;
6b7c5b94
SP
1757
1758 return 0;
1759pci_map_err:
1760 be_unmap_pci_bars(adapter);
1761 return -ENOMEM;
1762}
1763
1764
1765static void be_ctrl_cleanup(struct be_adapter *adapter)
1766{
8788fdc2 1767 struct be_dma_mem *mem = &adapter->mbox_mem_alloced;
6b7c5b94
SP
1768
1769 be_unmap_pci_bars(adapter);
1770
1771 if (mem->va)
1772 pci_free_consistent(adapter->pdev, mem->size,
1773 mem->va, mem->dma);
1774}
1775
6b7c5b94
SP
1776static int be_ctrl_init(struct be_adapter *adapter)
1777{
8788fdc2
SP
1778 struct be_dma_mem *mbox_mem_alloc = &adapter->mbox_mem_alloced;
1779 struct be_dma_mem *mbox_mem_align = &adapter->mbox_mem;
6b7c5b94 1780 int status;
6b7c5b94
SP
1781
1782 status = be_map_pci_bars(adapter);
1783 if (status)
1784 return status;
1785
1786 mbox_mem_alloc->size = sizeof(struct be_mcc_mailbox) + 16;
1787 mbox_mem_alloc->va = pci_alloc_consistent(adapter->pdev,
1788 mbox_mem_alloc->size, &mbox_mem_alloc->dma);
1789 if (!mbox_mem_alloc->va) {
1790 be_unmap_pci_bars(adapter);
1791 return -1;
1792 }
1793 mbox_mem_align->size = sizeof(struct be_mcc_mailbox);
1794 mbox_mem_align->va = PTR_ALIGN(mbox_mem_alloc->va, 16);
1795 mbox_mem_align->dma = PTR_ALIGN(mbox_mem_alloc->dma, 16);
1796 memset(mbox_mem_align->va, 0, sizeof(struct be_mcc_mailbox));
8788fdc2
SP
1797 spin_lock_init(&adapter->mbox_lock);
1798 spin_lock_init(&adapter->mcc_lock);
1799 spin_lock_init(&adapter->mcc_cq_lock);
a8f447bd 1800
6b7c5b94
SP
1801 return 0;
1802}
1803
1804static void be_stats_cleanup(struct be_adapter *adapter)
1805{
1806 struct be_stats_obj *stats = &adapter->stats;
1807 struct be_dma_mem *cmd = &stats->cmd;
1808
1809 if (cmd->va)
1810 pci_free_consistent(adapter->pdev, cmd->size,
1811 cmd->va, cmd->dma);
1812}
1813
1814static int be_stats_init(struct be_adapter *adapter)
1815{
1816 struct be_stats_obj *stats = &adapter->stats;
1817 struct be_dma_mem *cmd = &stats->cmd;
1818
1819 cmd->size = sizeof(struct be_cmd_req_get_stats);
1820 cmd->va = pci_alloc_consistent(adapter->pdev, cmd->size, &cmd->dma);
1821 if (cmd->va == NULL)
1822 return -1;
1823 return 0;
1824}
1825
1826static void __devexit be_remove(struct pci_dev *pdev)
1827{
1828 struct be_adapter *adapter = pci_get_drvdata(pdev);
1829 if (!adapter)
1830 return;
1831
1832 unregister_netdev(adapter->netdev);
1833
5fb379ee
SP
1834 be_clear(adapter);
1835
6b7c5b94
SP
1836 be_stats_cleanup(adapter);
1837
1838 be_ctrl_cleanup(adapter);
1839
1840 if (adapter->msix_enabled) {
1841 pci_disable_msix(adapter->pdev);
1842 adapter->msix_enabled = false;
1843 }
1844
1845 pci_set_drvdata(pdev, NULL);
1846 pci_release_regions(pdev);
1847 pci_disable_device(pdev);
1848
1849 free_netdev(adapter->netdev);
1850}
1851
1852static int be_hw_up(struct be_adapter *adapter)
1853{
6b7c5b94
SP
1854 int status;
1855
8788fdc2 1856 status = be_cmd_POST(adapter);
6b7c5b94
SP
1857 if (status)
1858 return status;
1859
8788fdc2 1860 status = be_cmd_get_fw_ver(adapter, adapter->fw_ver);
6b7c5b94
SP
1861 if (status)
1862 return status;
1863
8788fdc2 1864 status = be_cmd_query_fw_cfg(adapter, &adapter->port_num);
6b7c5b94
SP
1865 return status;
1866}
1867
1868static int __devinit be_probe(struct pci_dev *pdev,
1869 const struct pci_device_id *pdev_id)
1870{
1871 int status = 0;
1872 struct be_adapter *adapter;
1873 struct net_device *netdev;
6b7c5b94
SP
1874 u8 mac[ETH_ALEN];
1875
1876 status = pci_enable_device(pdev);
1877 if (status)
1878 goto do_none;
1879
1880 status = pci_request_regions(pdev, DRV_NAME);
1881 if (status)
1882 goto disable_dev;
1883 pci_set_master(pdev);
1884
1885 netdev = alloc_etherdev(sizeof(struct be_adapter));
1886 if (netdev == NULL) {
1887 status = -ENOMEM;
1888 goto rel_reg;
1889 }
1890 adapter = netdev_priv(netdev);
1891 adapter->pdev = pdev;
1892 pci_set_drvdata(pdev, adapter);
1893 adapter->netdev = netdev;
1894
1895 be_msix_enable(adapter);
1896
e930438c 1897 status = pci_set_dma_mask(pdev, DMA_BIT_MASK(64));
6b7c5b94
SP
1898 if (!status) {
1899 netdev->features |= NETIF_F_HIGHDMA;
1900 } else {
e930438c 1901 status = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
6b7c5b94
SP
1902 if (status) {
1903 dev_err(&pdev->dev, "Could not set PCI DMA Mask\n");
1904 goto free_netdev;
1905 }
1906 }
1907
6b7c5b94
SP
1908 status = be_ctrl_init(adapter);
1909 if (status)
1910 goto free_netdev;
1911
14074eab 1912 status = be_cmd_reset_function(adapter);
1913 if (status)
1914 goto ctrl_clean;
1915
6b7c5b94
SP
1916 status = be_stats_init(adapter);
1917 if (status)
1918 goto ctrl_clean;
1919
1920 status = be_hw_up(adapter);
1921 if (status)
1922 goto stats_clean;
1923
8788fdc2 1924 status = be_cmd_mac_addr_query(adapter, mac, MAC_ADDRESS_TYPE_NETWORK,
6b7c5b94
SP
1925 true /* permanent */, 0);
1926 if (status)
1927 goto stats_clean;
1928 memcpy(netdev->dev_addr, mac, ETH_ALEN);
1929
1930 INIT_DELAYED_WORK(&adapter->work, be_worker);
1931 be_netdev_init(netdev);
1932 SET_NETDEV_DEV(netdev, &adapter->pdev->dev);
1933
5fb379ee
SP
1934 status = be_setup(adapter);
1935 if (status)
1936 goto stats_clean;
6b7c5b94
SP
1937 status = register_netdev(netdev);
1938 if (status != 0)
5fb379ee 1939 goto unsetup;
6b7c5b94 1940
c4ca2374 1941 dev_info(&pdev->dev, "%s port %d\n", nic_name(pdev), adapter->port_num);
6b7c5b94
SP
1942 return 0;
1943
5fb379ee
SP
1944unsetup:
1945 be_clear(adapter);
6b7c5b94
SP
1946stats_clean:
1947 be_stats_cleanup(adapter);
1948ctrl_clean:
1949 be_ctrl_cleanup(adapter);
1950free_netdev:
1951 free_netdev(adapter->netdev);
1952rel_reg:
1953 pci_release_regions(pdev);
1954disable_dev:
1955 pci_disable_device(pdev);
1956do_none:
c4ca2374 1957 dev_err(&pdev->dev, "%s initialization failed\n", nic_name(pdev));
6b7c5b94
SP
1958 return status;
1959}
1960
1961static int be_suspend(struct pci_dev *pdev, pm_message_t state)
1962{
1963 struct be_adapter *adapter = pci_get_drvdata(pdev);
1964 struct net_device *netdev = adapter->netdev;
1965
1966 netif_device_detach(netdev);
1967 if (netif_running(netdev)) {
1968 rtnl_lock();
1969 be_close(netdev);
1970 rtnl_unlock();
1971 }
9b0365f1 1972 be_clear(adapter);
6b7c5b94
SP
1973
1974 pci_save_state(pdev);
1975 pci_disable_device(pdev);
1976 pci_set_power_state(pdev, pci_choose_state(pdev, state));
1977 return 0;
1978}
1979
1980static int be_resume(struct pci_dev *pdev)
1981{
1982 int status = 0;
1983 struct be_adapter *adapter = pci_get_drvdata(pdev);
1984 struct net_device *netdev = adapter->netdev;
1985
1986 netif_device_detach(netdev);
1987
1988 status = pci_enable_device(pdev);
1989 if (status)
1990 return status;
1991
1992 pci_set_power_state(pdev, 0);
1993 pci_restore_state(pdev);
1994
9b0365f1 1995 be_setup(adapter);
6b7c5b94
SP
1996 if (netif_running(netdev)) {
1997 rtnl_lock();
1998 be_open(netdev);
1999 rtnl_unlock();
2000 }
2001 netif_device_attach(netdev);
2002 return 0;
2003}
2004
2005static struct pci_driver be_driver = {
2006 .name = DRV_NAME,
2007 .id_table = be_dev_ids,
2008 .probe = be_probe,
2009 .remove = be_remove,
2010 .suspend = be_suspend,
2011 .resume = be_resume
2012};
2013
2014static int __init be_init_module(void)
2015{
2016 if (rx_frag_size != 8192 && rx_frag_size != 4096
2017 && rx_frag_size != 2048) {
2018 printk(KERN_WARNING DRV_NAME
2019 " : Module param rx_frag_size must be 2048/4096/8192."
2020 " Using 2048\n");
2021 rx_frag_size = 2048;
2022 }
6b7c5b94
SP
2023
2024 return pci_register_driver(&be_driver);
2025}
2026module_init(be_init_module);
2027
2028static void __exit be_exit_module(void)
2029{
2030 pci_unregister_driver(&be_driver);
2031}
2032module_exit(be_exit_module);
This page took 0.179787 seconds and 5 git commands to generate.