Commit | Line | Data |
---|---|---|
e955cead MKB |
1 | /* |
2 | * flexcan.c - FLEXCAN CAN controller driver | |
3 | * | |
4 | * Copyright (c) 2005-2006 Varma Electronics Oy | |
5 | * Copyright (c) 2009 Sascha Hauer, Pengutronix | |
6 | * Copyright (c) 2010 Marc Kleine-Budde, Pengutronix | |
7 | * | |
8 | * Based on code originally by Andrey Volkov <avolkov@varma-el.com> | |
9 | * | |
10 | * LICENCE: | |
11 | * This program is free software; you can redistribute it and/or | |
12 | * modify it under the terms of the GNU General Public License as | |
13 | * published by the Free Software Foundation version 2. | |
14 | * | |
15 | * This program is distributed in the hope that it will be useful, | |
16 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
17 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
18 | * GNU General Public License for more details. | |
19 | * | |
20 | */ | |
21 | ||
22 | #include <linux/netdevice.h> | |
23 | #include <linux/can.h> | |
24 | #include <linux/can/dev.h> | |
25 | #include <linux/can/error.h> | |
26 | #include <linux/can/platform/flexcan.h> | |
27 | #include <linux/clk.h> | |
28 | #include <linux/delay.h> | |
29 | #include <linux/if_arp.h> | |
30 | #include <linux/if_ether.h> | |
31 | #include <linux/interrupt.h> | |
32 | #include <linux/io.h> | |
33 | #include <linux/kernel.h> | |
34 | #include <linux/list.h> | |
35 | #include <linux/module.h> | |
97efe9ae | 36 | #include <linux/of.h> |
e955cead MKB |
37 | #include <linux/platform_device.h> |
38 | ||
e955cead MKB |
39 | #define DRV_NAME "flexcan" |
40 | ||
41 | /* 8 for RX fifo and 2 error handling */ | |
42 | #define FLEXCAN_NAPI_WEIGHT (8 + 2) | |
43 | ||
44 | /* FLEXCAN module configuration register (CANMCR) bits */ | |
45 | #define FLEXCAN_MCR_MDIS BIT(31) | |
46 | #define FLEXCAN_MCR_FRZ BIT(30) | |
47 | #define FLEXCAN_MCR_FEN BIT(29) | |
48 | #define FLEXCAN_MCR_HALT BIT(28) | |
49 | #define FLEXCAN_MCR_NOT_RDY BIT(27) | |
50 | #define FLEXCAN_MCR_WAK_MSK BIT(26) | |
51 | #define FLEXCAN_MCR_SOFTRST BIT(25) | |
52 | #define FLEXCAN_MCR_FRZ_ACK BIT(24) | |
53 | #define FLEXCAN_MCR_SUPV BIT(23) | |
54 | #define FLEXCAN_MCR_SLF_WAK BIT(22) | |
55 | #define FLEXCAN_MCR_WRN_EN BIT(21) | |
56 | #define FLEXCAN_MCR_LPM_ACK BIT(20) | |
57 | #define FLEXCAN_MCR_WAK_SRC BIT(19) | |
58 | #define FLEXCAN_MCR_DOZE BIT(18) | |
59 | #define FLEXCAN_MCR_SRX_DIS BIT(17) | |
60 | #define FLEXCAN_MCR_BCC BIT(16) | |
61 | #define FLEXCAN_MCR_LPRIO_EN BIT(13) | |
62 | #define FLEXCAN_MCR_AEN BIT(12) | |
63 | #define FLEXCAN_MCR_MAXMB(x) ((x) & 0xf) | |
64 | #define FLEXCAN_MCR_IDAM_A (0 << 8) | |
65 | #define FLEXCAN_MCR_IDAM_B (1 << 8) | |
66 | #define FLEXCAN_MCR_IDAM_C (2 << 8) | |
67 | #define FLEXCAN_MCR_IDAM_D (3 << 8) | |
68 | ||
69 | /* FLEXCAN control register (CANCTRL) bits */ | |
70 | #define FLEXCAN_CTRL_PRESDIV(x) (((x) & 0xff) << 24) | |
71 | #define FLEXCAN_CTRL_RJW(x) (((x) & 0x03) << 22) | |
72 | #define FLEXCAN_CTRL_PSEG1(x) (((x) & 0x07) << 19) | |
73 | #define FLEXCAN_CTRL_PSEG2(x) (((x) & 0x07) << 16) | |
74 | #define FLEXCAN_CTRL_BOFF_MSK BIT(15) | |
75 | #define FLEXCAN_CTRL_ERR_MSK BIT(14) | |
76 | #define FLEXCAN_CTRL_CLK_SRC BIT(13) | |
77 | #define FLEXCAN_CTRL_LPB BIT(12) | |
78 | #define FLEXCAN_CTRL_TWRN_MSK BIT(11) | |
79 | #define FLEXCAN_CTRL_RWRN_MSK BIT(10) | |
80 | #define FLEXCAN_CTRL_SMP BIT(7) | |
81 | #define FLEXCAN_CTRL_BOFF_REC BIT(6) | |
82 | #define FLEXCAN_CTRL_TSYN BIT(5) | |
83 | #define FLEXCAN_CTRL_LBUF BIT(4) | |
84 | #define FLEXCAN_CTRL_LOM BIT(3) | |
85 | #define FLEXCAN_CTRL_PROPSEG(x) ((x) & 0x07) | |
86 | #define FLEXCAN_CTRL_ERR_BUS (FLEXCAN_CTRL_ERR_MSK) | |
87 | #define FLEXCAN_CTRL_ERR_STATE \ | |
88 | (FLEXCAN_CTRL_TWRN_MSK | FLEXCAN_CTRL_RWRN_MSK | \ | |
89 | FLEXCAN_CTRL_BOFF_MSK) | |
90 | #define FLEXCAN_CTRL_ERR_ALL \ | |
91 | (FLEXCAN_CTRL_ERR_BUS | FLEXCAN_CTRL_ERR_STATE) | |
92 | ||
93 | /* FLEXCAN error and status register (ESR) bits */ | |
94 | #define FLEXCAN_ESR_TWRN_INT BIT(17) | |
95 | #define FLEXCAN_ESR_RWRN_INT BIT(16) | |
96 | #define FLEXCAN_ESR_BIT1_ERR BIT(15) | |
97 | #define FLEXCAN_ESR_BIT0_ERR BIT(14) | |
98 | #define FLEXCAN_ESR_ACK_ERR BIT(13) | |
99 | #define FLEXCAN_ESR_CRC_ERR BIT(12) | |
100 | #define FLEXCAN_ESR_FRM_ERR BIT(11) | |
101 | #define FLEXCAN_ESR_STF_ERR BIT(10) | |
102 | #define FLEXCAN_ESR_TX_WRN BIT(9) | |
103 | #define FLEXCAN_ESR_RX_WRN BIT(8) | |
104 | #define FLEXCAN_ESR_IDLE BIT(7) | |
105 | #define FLEXCAN_ESR_TXRX BIT(6) | |
106 | #define FLEXCAN_EST_FLT_CONF_SHIFT (4) | |
107 | #define FLEXCAN_ESR_FLT_CONF_MASK (0x3 << FLEXCAN_EST_FLT_CONF_SHIFT) | |
108 | #define FLEXCAN_ESR_FLT_CONF_ACTIVE (0x0 << FLEXCAN_EST_FLT_CONF_SHIFT) | |
109 | #define FLEXCAN_ESR_FLT_CONF_PASSIVE (0x1 << FLEXCAN_EST_FLT_CONF_SHIFT) | |
110 | #define FLEXCAN_ESR_BOFF_INT BIT(2) | |
111 | #define FLEXCAN_ESR_ERR_INT BIT(1) | |
112 | #define FLEXCAN_ESR_WAK_INT BIT(0) | |
113 | #define FLEXCAN_ESR_ERR_BUS \ | |
114 | (FLEXCAN_ESR_BIT1_ERR | FLEXCAN_ESR_BIT0_ERR | \ | |
115 | FLEXCAN_ESR_ACK_ERR | FLEXCAN_ESR_CRC_ERR | \ | |
116 | FLEXCAN_ESR_FRM_ERR | FLEXCAN_ESR_STF_ERR) | |
117 | #define FLEXCAN_ESR_ERR_STATE \ | |
118 | (FLEXCAN_ESR_TWRN_INT | FLEXCAN_ESR_RWRN_INT | FLEXCAN_ESR_BOFF_INT) | |
119 | #define FLEXCAN_ESR_ERR_ALL \ | |
120 | (FLEXCAN_ESR_ERR_BUS | FLEXCAN_ESR_ERR_STATE) | |
121 | ||
122 | /* FLEXCAN interrupt flag register (IFLAG) bits */ | |
123 | #define FLEXCAN_TX_BUF_ID 8 | |
124 | #define FLEXCAN_IFLAG_BUF(x) BIT(x) | |
125 | #define FLEXCAN_IFLAG_RX_FIFO_OVERFLOW BIT(7) | |
126 | #define FLEXCAN_IFLAG_RX_FIFO_WARN BIT(6) | |
127 | #define FLEXCAN_IFLAG_RX_FIFO_AVAILABLE BIT(5) | |
128 | #define FLEXCAN_IFLAG_DEFAULT \ | |
129 | (FLEXCAN_IFLAG_RX_FIFO_OVERFLOW | FLEXCAN_IFLAG_RX_FIFO_AVAILABLE | \ | |
130 | FLEXCAN_IFLAG_BUF(FLEXCAN_TX_BUF_ID)) | |
131 | ||
132 | /* FLEXCAN message buffers */ | |
133 | #define FLEXCAN_MB_CNT_CODE(x) (((x) & 0xf) << 24) | |
134 | #define FLEXCAN_MB_CNT_SRR BIT(22) | |
135 | #define FLEXCAN_MB_CNT_IDE BIT(21) | |
136 | #define FLEXCAN_MB_CNT_RTR BIT(20) | |
137 | #define FLEXCAN_MB_CNT_LENGTH(x) (((x) & 0xf) << 16) | |
138 | #define FLEXCAN_MB_CNT_TIMESTAMP(x) ((x) & 0xffff) | |
139 | ||
140 | #define FLEXCAN_MB_CODE_MASK (0xf0ffffff) | |
141 | ||
142 | /* Structure of the message buffer */ | |
143 | struct flexcan_mb { | |
144 | u32 can_ctrl; | |
145 | u32 can_id; | |
146 | u32 data[2]; | |
147 | }; | |
148 | ||
149 | /* Structure of the hardware registers */ | |
150 | struct flexcan_regs { | |
151 | u32 mcr; /* 0x00 */ | |
152 | u32 ctrl; /* 0x04 */ | |
153 | u32 timer; /* 0x08 */ | |
154 | u32 _reserved1; /* 0x0c */ | |
155 | u32 rxgmask; /* 0x10 */ | |
156 | u32 rx14mask; /* 0x14 */ | |
157 | u32 rx15mask; /* 0x18 */ | |
158 | u32 ecr; /* 0x1c */ | |
159 | u32 esr; /* 0x20 */ | |
160 | u32 imask2; /* 0x24 */ | |
161 | u32 imask1; /* 0x28 */ | |
162 | u32 iflag2; /* 0x2c */ | |
163 | u32 iflag1; /* 0x30 */ | |
164 | u32 _reserved2[19]; | |
165 | struct flexcan_mb cantxfg[64]; | |
166 | }; | |
167 | ||
168 | struct flexcan_priv { | |
169 | struct can_priv can; | |
170 | struct net_device *dev; | |
171 | struct napi_struct napi; | |
172 | ||
173 | void __iomem *base; | |
174 | u32 reg_esr; | |
175 | u32 reg_ctrl_default; | |
176 | ||
177 | struct clk *clk; | |
178 | struct flexcan_platform_data *pdata; | |
179 | }; | |
180 | ||
181 | static struct can_bittiming_const flexcan_bittiming_const = { | |
182 | .name = DRV_NAME, | |
183 | .tseg1_min = 4, | |
184 | .tseg1_max = 16, | |
185 | .tseg2_min = 2, | |
186 | .tseg2_max = 8, | |
187 | .sjw_max = 4, | |
188 | .brp_min = 1, | |
189 | .brp_max = 256, | |
190 | .brp_inc = 1, | |
191 | }; | |
192 | ||
61e271ee | 193 | /* |
194 | * Abstract off the read/write for arm versus ppc. | |
195 | */ | |
196 | #if defined(__BIG_ENDIAN) | |
197 | static inline u32 flexcan_read(void __iomem *addr) | |
198 | { | |
199 | return in_be32(addr); | |
200 | } | |
201 | ||
202 | static inline void flexcan_write(u32 val, void __iomem *addr) | |
203 | { | |
204 | out_be32(addr, val); | |
205 | } | |
206 | #else | |
207 | static inline u32 flexcan_read(void __iomem *addr) | |
208 | { | |
209 | return readl(addr); | |
210 | } | |
211 | ||
212 | static inline void flexcan_write(u32 val, void __iomem *addr) | |
213 | { | |
214 | writel(val, addr); | |
215 | } | |
216 | #endif | |
217 | ||
e955cead MKB |
218 | /* |
219 | * Swtich transceiver on or off | |
220 | */ | |
221 | static void flexcan_transceiver_switch(const struct flexcan_priv *priv, int on) | |
222 | { | |
223 | if (priv->pdata && priv->pdata->transceiver_switch) | |
224 | priv->pdata->transceiver_switch(on); | |
225 | } | |
226 | ||
227 | static inline int flexcan_has_and_handle_berr(const struct flexcan_priv *priv, | |
228 | u32 reg_esr) | |
229 | { | |
230 | return (priv->can.ctrlmode & CAN_CTRLMODE_BERR_REPORTING) && | |
231 | (reg_esr & FLEXCAN_ESR_ERR_BUS); | |
232 | } | |
233 | ||
234 | static inline void flexcan_chip_enable(struct flexcan_priv *priv) | |
235 | { | |
236 | struct flexcan_regs __iomem *regs = priv->base; | |
237 | u32 reg; | |
238 | ||
61e271ee | 239 | reg = flexcan_read(®s->mcr); |
e955cead | 240 | reg &= ~FLEXCAN_MCR_MDIS; |
61e271ee | 241 | flexcan_write(reg, ®s->mcr); |
e955cead MKB |
242 | |
243 | udelay(10); | |
244 | } | |
245 | ||
246 | static inline void flexcan_chip_disable(struct flexcan_priv *priv) | |
247 | { | |
248 | struct flexcan_regs __iomem *regs = priv->base; | |
249 | u32 reg; | |
250 | ||
61e271ee | 251 | reg = flexcan_read(®s->mcr); |
e955cead | 252 | reg |= FLEXCAN_MCR_MDIS; |
61e271ee | 253 | flexcan_write(reg, ®s->mcr); |
e955cead MKB |
254 | } |
255 | ||
256 | static int flexcan_get_berr_counter(const struct net_device *dev, | |
257 | struct can_berr_counter *bec) | |
258 | { | |
259 | const struct flexcan_priv *priv = netdev_priv(dev); | |
260 | struct flexcan_regs __iomem *regs = priv->base; | |
61e271ee | 261 | u32 reg = flexcan_read(®s->ecr); |
e955cead MKB |
262 | |
263 | bec->txerr = (reg >> 0) & 0xff; | |
264 | bec->rxerr = (reg >> 8) & 0xff; | |
265 | ||
266 | return 0; | |
267 | } | |
268 | ||
269 | static int flexcan_start_xmit(struct sk_buff *skb, struct net_device *dev) | |
270 | { | |
271 | const struct flexcan_priv *priv = netdev_priv(dev); | |
e955cead MKB |
272 | struct flexcan_regs __iomem *regs = priv->base; |
273 | struct can_frame *cf = (struct can_frame *)skb->data; | |
274 | u32 can_id; | |
275 | u32 ctrl = FLEXCAN_MB_CNT_CODE(0xc) | (cf->can_dlc << 16); | |
276 | ||
277 | if (can_dropped_invalid_skb(dev, skb)) | |
278 | return NETDEV_TX_OK; | |
279 | ||
280 | netif_stop_queue(dev); | |
281 | ||
282 | if (cf->can_id & CAN_EFF_FLAG) { | |
283 | can_id = cf->can_id & CAN_EFF_MASK; | |
284 | ctrl |= FLEXCAN_MB_CNT_IDE | FLEXCAN_MB_CNT_SRR; | |
285 | } else { | |
286 | can_id = (cf->can_id & CAN_SFF_MASK) << 18; | |
287 | } | |
288 | ||
289 | if (cf->can_id & CAN_RTR_FLAG) | |
290 | ctrl |= FLEXCAN_MB_CNT_RTR; | |
291 | ||
292 | if (cf->can_dlc > 0) { | |
293 | u32 data = be32_to_cpup((__be32 *)&cf->data[0]); | |
61e271ee | 294 | flexcan_write(data, ®s->cantxfg[FLEXCAN_TX_BUF_ID].data[0]); |
e955cead MKB |
295 | } |
296 | if (cf->can_dlc > 3) { | |
297 | u32 data = be32_to_cpup((__be32 *)&cf->data[4]); | |
61e271ee | 298 | flexcan_write(data, ®s->cantxfg[FLEXCAN_TX_BUF_ID].data[1]); |
e955cead MKB |
299 | } |
300 | ||
9a123496 RD |
301 | can_put_echo_skb(skb, dev, 0); |
302 | ||
61e271ee | 303 | flexcan_write(can_id, ®s->cantxfg[FLEXCAN_TX_BUF_ID].can_id); |
304 | flexcan_write(ctrl, ®s->cantxfg[FLEXCAN_TX_BUF_ID].can_ctrl); | |
e955cead | 305 | |
e955cead MKB |
306 | return NETDEV_TX_OK; |
307 | } | |
308 | ||
309 | static void do_bus_err(struct net_device *dev, | |
310 | struct can_frame *cf, u32 reg_esr) | |
311 | { | |
312 | struct flexcan_priv *priv = netdev_priv(dev); | |
313 | int rx_errors = 0, tx_errors = 0; | |
314 | ||
315 | cf->can_id |= CAN_ERR_PROT | CAN_ERR_BUSERROR; | |
316 | ||
317 | if (reg_esr & FLEXCAN_ESR_BIT1_ERR) { | |
318 | dev_dbg(dev->dev.parent, "BIT1_ERR irq\n"); | |
319 | cf->data[2] |= CAN_ERR_PROT_BIT1; | |
320 | tx_errors = 1; | |
321 | } | |
322 | if (reg_esr & FLEXCAN_ESR_BIT0_ERR) { | |
323 | dev_dbg(dev->dev.parent, "BIT0_ERR irq\n"); | |
324 | cf->data[2] |= CAN_ERR_PROT_BIT0; | |
325 | tx_errors = 1; | |
326 | } | |
327 | if (reg_esr & FLEXCAN_ESR_ACK_ERR) { | |
328 | dev_dbg(dev->dev.parent, "ACK_ERR irq\n"); | |
329 | cf->can_id |= CAN_ERR_ACK; | |
330 | cf->data[3] |= CAN_ERR_PROT_LOC_ACK; | |
331 | tx_errors = 1; | |
332 | } | |
333 | if (reg_esr & FLEXCAN_ESR_CRC_ERR) { | |
334 | dev_dbg(dev->dev.parent, "CRC_ERR irq\n"); | |
335 | cf->data[2] |= CAN_ERR_PROT_BIT; | |
336 | cf->data[3] |= CAN_ERR_PROT_LOC_CRC_SEQ; | |
337 | rx_errors = 1; | |
338 | } | |
339 | if (reg_esr & FLEXCAN_ESR_FRM_ERR) { | |
340 | dev_dbg(dev->dev.parent, "FRM_ERR irq\n"); | |
341 | cf->data[2] |= CAN_ERR_PROT_FORM; | |
342 | rx_errors = 1; | |
343 | } | |
344 | if (reg_esr & FLEXCAN_ESR_STF_ERR) { | |
345 | dev_dbg(dev->dev.parent, "STF_ERR irq\n"); | |
346 | cf->data[2] |= CAN_ERR_PROT_STUFF; | |
347 | rx_errors = 1; | |
348 | } | |
349 | ||
350 | priv->can.can_stats.bus_error++; | |
351 | if (rx_errors) | |
352 | dev->stats.rx_errors++; | |
353 | if (tx_errors) | |
354 | dev->stats.tx_errors++; | |
355 | } | |
356 | ||
357 | static int flexcan_poll_bus_err(struct net_device *dev, u32 reg_esr) | |
358 | { | |
359 | struct sk_buff *skb; | |
360 | struct can_frame *cf; | |
361 | ||
362 | skb = alloc_can_err_skb(dev, &cf); | |
363 | if (unlikely(!skb)) | |
364 | return 0; | |
365 | ||
366 | do_bus_err(dev, cf, reg_esr); | |
367 | netif_receive_skb(skb); | |
368 | ||
369 | dev->stats.rx_packets++; | |
370 | dev->stats.rx_bytes += cf->can_dlc; | |
371 | ||
372 | return 1; | |
373 | } | |
374 | ||
375 | static void do_state(struct net_device *dev, | |
376 | struct can_frame *cf, enum can_state new_state) | |
377 | { | |
378 | struct flexcan_priv *priv = netdev_priv(dev); | |
379 | struct can_berr_counter bec; | |
380 | ||
381 | flexcan_get_berr_counter(dev, &bec); | |
382 | ||
383 | switch (priv->can.state) { | |
384 | case CAN_STATE_ERROR_ACTIVE: | |
385 | /* | |
386 | * from: ERROR_ACTIVE | |
387 | * to : ERROR_WARNING, ERROR_PASSIVE, BUS_OFF | |
388 | * => : there was a warning int | |
389 | */ | |
390 | if (new_state >= CAN_STATE_ERROR_WARNING && | |
391 | new_state <= CAN_STATE_BUS_OFF) { | |
392 | dev_dbg(dev->dev.parent, "Error Warning IRQ\n"); | |
393 | priv->can.can_stats.error_warning++; | |
394 | ||
395 | cf->can_id |= CAN_ERR_CRTL; | |
396 | cf->data[1] = (bec.txerr > bec.rxerr) ? | |
397 | CAN_ERR_CRTL_TX_WARNING : | |
398 | CAN_ERR_CRTL_RX_WARNING; | |
399 | } | |
400 | case CAN_STATE_ERROR_WARNING: /* fallthrough */ | |
401 | /* | |
402 | * from: ERROR_ACTIVE, ERROR_WARNING | |
403 | * to : ERROR_PASSIVE, BUS_OFF | |
404 | * => : error passive int | |
405 | */ | |
406 | if (new_state >= CAN_STATE_ERROR_PASSIVE && | |
407 | new_state <= CAN_STATE_BUS_OFF) { | |
408 | dev_dbg(dev->dev.parent, "Error Passive IRQ\n"); | |
409 | priv->can.can_stats.error_passive++; | |
410 | ||
411 | cf->can_id |= CAN_ERR_CRTL; | |
412 | cf->data[1] = (bec.txerr > bec.rxerr) ? | |
413 | CAN_ERR_CRTL_TX_PASSIVE : | |
414 | CAN_ERR_CRTL_RX_PASSIVE; | |
415 | } | |
416 | break; | |
417 | case CAN_STATE_BUS_OFF: | |
418 | dev_err(dev->dev.parent, | |
419 | "BUG! hardware recovered automatically from BUS_OFF\n"); | |
420 | break; | |
421 | default: | |
422 | break; | |
423 | } | |
424 | ||
425 | /* process state changes depending on the new state */ | |
426 | switch (new_state) { | |
427 | case CAN_STATE_ERROR_ACTIVE: | |
428 | dev_dbg(dev->dev.parent, "Error Active\n"); | |
429 | cf->can_id |= CAN_ERR_PROT; | |
430 | cf->data[2] = CAN_ERR_PROT_ACTIVE; | |
431 | break; | |
432 | case CAN_STATE_BUS_OFF: | |
433 | cf->can_id |= CAN_ERR_BUSOFF; | |
434 | can_bus_off(dev); | |
435 | break; | |
436 | default: | |
437 | break; | |
438 | } | |
439 | } | |
440 | ||
441 | static int flexcan_poll_state(struct net_device *dev, u32 reg_esr) | |
442 | { | |
443 | struct flexcan_priv *priv = netdev_priv(dev); | |
444 | struct sk_buff *skb; | |
445 | struct can_frame *cf; | |
446 | enum can_state new_state; | |
447 | int flt; | |
448 | ||
449 | flt = reg_esr & FLEXCAN_ESR_FLT_CONF_MASK; | |
450 | if (likely(flt == FLEXCAN_ESR_FLT_CONF_ACTIVE)) { | |
451 | if (likely(!(reg_esr & (FLEXCAN_ESR_TX_WRN | | |
452 | FLEXCAN_ESR_RX_WRN)))) | |
453 | new_state = CAN_STATE_ERROR_ACTIVE; | |
454 | else | |
455 | new_state = CAN_STATE_ERROR_WARNING; | |
456 | } else if (unlikely(flt == FLEXCAN_ESR_FLT_CONF_PASSIVE)) | |
457 | new_state = CAN_STATE_ERROR_PASSIVE; | |
458 | else | |
459 | new_state = CAN_STATE_BUS_OFF; | |
460 | ||
461 | /* state hasn't changed */ | |
462 | if (likely(new_state == priv->can.state)) | |
463 | return 0; | |
464 | ||
465 | skb = alloc_can_err_skb(dev, &cf); | |
466 | if (unlikely(!skb)) | |
467 | return 0; | |
468 | ||
469 | do_state(dev, cf, new_state); | |
470 | priv->can.state = new_state; | |
471 | netif_receive_skb(skb); | |
472 | ||
473 | dev->stats.rx_packets++; | |
474 | dev->stats.rx_bytes += cf->can_dlc; | |
475 | ||
476 | return 1; | |
477 | } | |
478 | ||
479 | static void flexcan_read_fifo(const struct net_device *dev, | |
480 | struct can_frame *cf) | |
481 | { | |
482 | const struct flexcan_priv *priv = netdev_priv(dev); | |
483 | struct flexcan_regs __iomem *regs = priv->base; | |
484 | struct flexcan_mb __iomem *mb = ®s->cantxfg[0]; | |
485 | u32 reg_ctrl, reg_id; | |
486 | ||
61e271ee | 487 | reg_ctrl = flexcan_read(&mb->can_ctrl); |
488 | reg_id = flexcan_read(&mb->can_id); | |
e955cead MKB |
489 | if (reg_ctrl & FLEXCAN_MB_CNT_IDE) |
490 | cf->can_id = ((reg_id >> 0) & CAN_EFF_MASK) | CAN_EFF_FLAG; | |
491 | else | |
492 | cf->can_id = (reg_id >> 18) & CAN_SFF_MASK; | |
493 | ||
494 | if (reg_ctrl & FLEXCAN_MB_CNT_RTR) | |
495 | cf->can_id |= CAN_RTR_FLAG; | |
496 | cf->can_dlc = get_can_dlc((reg_ctrl >> 16) & 0xf); | |
497 | ||
61e271ee | 498 | *(__be32 *)(cf->data + 0) = cpu_to_be32(flexcan_read(&mb->data[0])); |
499 | *(__be32 *)(cf->data + 4) = cpu_to_be32(flexcan_read(&mb->data[1])); | |
e955cead MKB |
500 | |
501 | /* mark as read */ | |
61e271ee | 502 | flexcan_write(FLEXCAN_IFLAG_RX_FIFO_AVAILABLE, ®s->iflag1); |
503 | flexcan_read(®s->timer); | |
e955cead MKB |
504 | } |
505 | ||
506 | static int flexcan_read_frame(struct net_device *dev) | |
507 | { | |
508 | struct net_device_stats *stats = &dev->stats; | |
509 | struct can_frame *cf; | |
510 | struct sk_buff *skb; | |
511 | ||
512 | skb = alloc_can_skb(dev, &cf); | |
513 | if (unlikely(!skb)) { | |
514 | stats->rx_dropped++; | |
515 | return 0; | |
516 | } | |
517 | ||
518 | flexcan_read_fifo(dev, cf); | |
519 | netif_receive_skb(skb); | |
520 | ||
521 | stats->rx_packets++; | |
522 | stats->rx_bytes += cf->can_dlc; | |
523 | ||
524 | return 1; | |
525 | } | |
526 | ||
527 | static int flexcan_poll(struct napi_struct *napi, int quota) | |
528 | { | |
529 | struct net_device *dev = napi->dev; | |
530 | const struct flexcan_priv *priv = netdev_priv(dev); | |
531 | struct flexcan_regs __iomem *regs = priv->base; | |
532 | u32 reg_iflag1, reg_esr; | |
533 | int work_done = 0; | |
534 | ||
535 | /* | |
536 | * The error bits are cleared on read, | |
537 | * use saved value from irq handler. | |
538 | */ | |
61e271ee | 539 | reg_esr = flexcan_read(®s->esr) | priv->reg_esr; |
e955cead MKB |
540 | |
541 | /* handle state changes */ | |
542 | work_done += flexcan_poll_state(dev, reg_esr); | |
543 | ||
544 | /* handle RX-FIFO */ | |
61e271ee | 545 | reg_iflag1 = flexcan_read(®s->iflag1); |
e955cead MKB |
546 | while (reg_iflag1 & FLEXCAN_IFLAG_RX_FIFO_AVAILABLE && |
547 | work_done < quota) { | |
548 | work_done += flexcan_read_frame(dev); | |
61e271ee | 549 | reg_iflag1 = flexcan_read(®s->iflag1); |
e955cead MKB |
550 | } |
551 | ||
552 | /* report bus errors */ | |
553 | if (flexcan_has_and_handle_berr(priv, reg_esr) && work_done < quota) | |
554 | work_done += flexcan_poll_bus_err(dev, reg_esr); | |
555 | ||
556 | if (work_done < quota) { | |
557 | napi_complete(napi); | |
558 | /* enable IRQs */ | |
61e271ee | 559 | flexcan_write(FLEXCAN_IFLAG_DEFAULT, ®s->imask1); |
560 | flexcan_write(priv->reg_ctrl_default, ®s->ctrl); | |
e955cead MKB |
561 | } |
562 | ||
563 | return work_done; | |
564 | } | |
565 | ||
566 | static irqreturn_t flexcan_irq(int irq, void *dev_id) | |
567 | { | |
568 | struct net_device *dev = dev_id; | |
569 | struct net_device_stats *stats = &dev->stats; | |
570 | struct flexcan_priv *priv = netdev_priv(dev); | |
571 | struct flexcan_regs __iomem *regs = priv->base; | |
572 | u32 reg_iflag1, reg_esr; | |
573 | ||
61e271ee | 574 | reg_iflag1 = flexcan_read(®s->iflag1); |
575 | reg_esr = flexcan_read(®s->esr); | |
576 | flexcan_write(FLEXCAN_ESR_ERR_INT, ®s->esr); /* ACK err IRQ */ | |
e955cead MKB |
577 | |
578 | /* | |
579 | * schedule NAPI in case of: | |
580 | * - rx IRQ | |
581 | * - state change IRQ | |
582 | * - bus error IRQ and bus error reporting is activated | |
583 | */ | |
584 | if ((reg_iflag1 & FLEXCAN_IFLAG_RX_FIFO_AVAILABLE) || | |
585 | (reg_esr & FLEXCAN_ESR_ERR_STATE) || | |
586 | flexcan_has_and_handle_berr(priv, reg_esr)) { | |
587 | /* | |
588 | * The error bits are cleared on read, | |
589 | * save them for later use. | |
590 | */ | |
591 | priv->reg_esr = reg_esr & FLEXCAN_ESR_ERR_BUS; | |
61e271ee | 592 | flexcan_write(FLEXCAN_IFLAG_DEFAULT & |
593 | ~FLEXCAN_IFLAG_RX_FIFO_AVAILABLE, ®s->imask1); | |
594 | flexcan_write(priv->reg_ctrl_default & ~FLEXCAN_CTRL_ERR_ALL, | |
e955cead MKB |
595 | ®s->ctrl); |
596 | napi_schedule(&priv->napi); | |
597 | } | |
598 | ||
599 | /* FIFO overflow */ | |
600 | if (reg_iflag1 & FLEXCAN_IFLAG_RX_FIFO_OVERFLOW) { | |
61e271ee | 601 | flexcan_write(FLEXCAN_IFLAG_RX_FIFO_OVERFLOW, ®s->iflag1); |
e955cead MKB |
602 | dev->stats.rx_over_errors++; |
603 | dev->stats.rx_errors++; | |
604 | } | |
605 | ||
606 | /* transmission complete interrupt */ | |
607 | if (reg_iflag1 & (1 << FLEXCAN_TX_BUF_ID)) { | |
9a123496 | 608 | stats->tx_bytes += can_get_echo_skb(dev, 0); |
e955cead | 609 | stats->tx_packets++; |
61e271ee | 610 | flexcan_write((1 << FLEXCAN_TX_BUF_ID), ®s->iflag1); |
e955cead MKB |
611 | netif_wake_queue(dev); |
612 | } | |
613 | ||
614 | return IRQ_HANDLED; | |
615 | } | |
616 | ||
617 | static void flexcan_set_bittiming(struct net_device *dev) | |
618 | { | |
619 | const struct flexcan_priv *priv = netdev_priv(dev); | |
620 | const struct can_bittiming *bt = &priv->can.bittiming; | |
621 | struct flexcan_regs __iomem *regs = priv->base; | |
622 | u32 reg; | |
623 | ||
61e271ee | 624 | reg = flexcan_read(®s->ctrl); |
e955cead MKB |
625 | reg &= ~(FLEXCAN_CTRL_PRESDIV(0xff) | |
626 | FLEXCAN_CTRL_RJW(0x3) | | |
627 | FLEXCAN_CTRL_PSEG1(0x7) | | |
628 | FLEXCAN_CTRL_PSEG2(0x7) | | |
629 | FLEXCAN_CTRL_PROPSEG(0x7) | | |
630 | FLEXCAN_CTRL_LPB | | |
631 | FLEXCAN_CTRL_SMP | | |
632 | FLEXCAN_CTRL_LOM); | |
633 | ||
634 | reg |= FLEXCAN_CTRL_PRESDIV(bt->brp - 1) | | |
635 | FLEXCAN_CTRL_PSEG1(bt->phase_seg1 - 1) | | |
636 | FLEXCAN_CTRL_PSEG2(bt->phase_seg2 - 1) | | |
637 | FLEXCAN_CTRL_RJW(bt->sjw - 1) | | |
638 | FLEXCAN_CTRL_PROPSEG(bt->prop_seg - 1); | |
639 | ||
640 | if (priv->can.ctrlmode & CAN_CTRLMODE_LOOPBACK) | |
641 | reg |= FLEXCAN_CTRL_LPB; | |
642 | if (priv->can.ctrlmode & CAN_CTRLMODE_LISTENONLY) | |
643 | reg |= FLEXCAN_CTRL_LOM; | |
644 | if (priv->can.ctrlmode & CAN_CTRLMODE_3_SAMPLES) | |
645 | reg |= FLEXCAN_CTRL_SMP; | |
646 | ||
647 | dev_info(dev->dev.parent, "writing ctrl=0x%08x\n", reg); | |
61e271ee | 648 | flexcan_write(reg, ®s->ctrl); |
e955cead MKB |
649 | |
650 | /* print chip status */ | |
651 | dev_dbg(dev->dev.parent, "%s: mcr=0x%08x ctrl=0x%08x\n", __func__, | |
61e271ee | 652 | flexcan_read(®s->mcr), flexcan_read(®s->ctrl)); |
e955cead MKB |
653 | } |
654 | ||
655 | /* | |
656 | * flexcan_chip_start | |
657 | * | |
658 | * this functions is entered with clocks enabled | |
659 | * | |
660 | */ | |
661 | static int flexcan_chip_start(struct net_device *dev) | |
662 | { | |
663 | struct flexcan_priv *priv = netdev_priv(dev); | |
664 | struct flexcan_regs __iomem *regs = priv->base; | |
665 | unsigned int i; | |
666 | int err; | |
667 | u32 reg_mcr, reg_ctrl; | |
668 | ||
669 | /* enable module */ | |
670 | flexcan_chip_enable(priv); | |
671 | ||
672 | /* soft reset */ | |
61e271ee | 673 | flexcan_write(FLEXCAN_MCR_SOFTRST, ®s->mcr); |
e955cead MKB |
674 | udelay(10); |
675 | ||
61e271ee | 676 | reg_mcr = flexcan_read(®s->mcr); |
e955cead MKB |
677 | if (reg_mcr & FLEXCAN_MCR_SOFTRST) { |
678 | dev_err(dev->dev.parent, | |
679 | "Failed to softreset can module (mcr=0x%08x)\n", | |
680 | reg_mcr); | |
681 | err = -ENODEV; | |
682 | goto out; | |
683 | } | |
684 | ||
685 | flexcan_set_bittiming(dev); | |
686 | ||
687 | /* | |
688 | * MCR | |
689 | * | |
690 | * enable freeze | |
691 | * enable fifo | |
692 | * halt now | |
693 | * only supervisor access | |
694 | * enable warning int | |
695 | * choose format C | |
9a123496 | 696 | * disable local echo |
e955cead MKB |
697 | * |
698 | */ | |
61e271ee | 699 | reg_mcr = flexcan_read(®s->mcr); |
e955cead MKB |
700 | reg_mcr |= FLEXCAN_MCR_FRZ | FLEXCAN_MCR_FEN | FLEXCAN_MCR_HALT | |
701 | FLEXCAN_MCR_SUPV | FLEXCAN_MCR_WRN_EN | | |
9a123496 | 702 | FLEXCAN_MCR_IDAM_C | FLEXCAN_MCR_SRX_DIS; |
e955cead | 703 | dev_dbg(dev->dev.parent, "%s: writing mcr=0x%08x", __func__, reg_mcr); |
61e271ee | 704 | flexcan_write(reg_mcr, ®s->mcr); |
e955cead MKB |
705 | |
706 | /* | |
707 | * CTRL | |
708 | * | |
709 | * disable timer sync feature | |
710 | * | |
711 | * disable auto busoff recovery | |
712 | * transmit lowest buffer first | |
713 | * | |
714 | * enable tx and rx warning interrupt | |
715 | * enable bus off interrupt | |
716 | * (== FLEXCAN_CTRL_ERR_STATE) | |
717 | * | |
718 | * _note_: we enable the "error interrupt" | |
719 | * (FLEXCAN_CTRL_ERR_MSK), too. Otherwise we don't get any | |
720 | * warning or bus passive interrupts. | |
721 | */ | |
61e271ee | 722 | reg_ctrl = flexcan_read(®s->ctrl); |
e955cead MKB |
723 | reg_ctrl &= ~FLEXCAN_CTRL_TSYN; |
724 | reg_ctrl |= FLEXCAN_CTRL_BOFF_REC | FLEXCAN_CTRL_LBUF | | |
725 | FLEXCAN_CTRL_ERR_STATE | FLEXCAN_CTRL_ERR_MSK; | |
726 | ||
727 | /* save for later use */ | |
728 | priv->reg_ctrl_default = reg_ctrl; | |
729 | dev_dbg(dev->dev.parent, "%s: writing ctrl=0x%08x", __func__, reg_ctrl); | |
61e271ee | 730 | flexcan_write(reg_ctrl, ®s->ctrl); |
e955cead MKB |
731 | |
732 | for (i = 0; i < ARRAY_SIZE(regs->cantxfg); i++) { | |
61e271ee | 733 | flexcan_write(0, ®s->cantxfg[i].can_ctrl); |
734 | flexcan_write(0, ®s->cantxfg[i].can_id); | |
735 | flexcan_write(0, ®s->cantxfg[i].data[0]); | |
736 | flexcan_write(0, ®s->cantxfg[i].data[1]); | |
e955cead MKB |
737 | |
738 | /* put MB into rx queue */ | |
61e271ee | 739 | flexcan_write(FLEXCAN_MB_CNT_CODE(0x4), |
740 | ®s->cantxfg[i].can_ctrl); | |
e955cead MKB |
741 | } |
742 | ||
743 | /* acceptance mask/acceptance code (accept everything) */ | |
61e271ee | 744 | flexcan_write(0x0, ®s->rxgmask); |
745 | flexcan_write(0x0, ®s->rx14mask); | |
746 | flexcan_write(0x0, ®s->rx15mask); | |
e955cead MKB |
747 | |
748 | flexcan_transceiver_switch(priv, 1); | |
749 | ||
750 | /* synchronize with the can bus */ | |
61e271ee | 751 | reg_mcr = flexcan_read(®s->mcr); |
e955cead | 752 | reg_mcr &= ~FLEXCAN_MCR_HALT; |
61e271ee | 753 | flexcan_write(reg_mcr, ®s->mcr); |
e955cead MKB |
754 | |
755 | priv->can.state = CAN_STATE_ERROR_ACTIVE; | |
756 | ||
757 | /* enable FIFO interrupts */ | |
61e271ee | 758 | flexcan_write(FLEXCAN_IFLAG_DEFAULT, ®s->imask1); |
e955cead MKB |
759 | |
760 | /* print chip status */ | |
761 | dev_dbg(dev->dev.parent, "%s: reading mcr=0x%08x ctrl=0x%08x\n", | |
61e271ee | 762 | __func__, flexcan_read(®s->mcr), flexcan_read(®s->ctrl)); |
e955cead MKB |
763 | |
764 | return 0; | |
765 | ||
766 | out: | |
767 | flexcan_chip_disable(priv); | |
768 | return err; | |
769 | } | |
770 | ||
771 | /* | |
772 | * flexcan_chip_stop | |
773 | * | |
774 | * this functions is entered with clocks enabled | |
775 | * | |
776 | */ | |
777 | static void flexcan_chip_stop(struct net_device *dev) | |
778 | { | |
779 | struct flexcan_priv *priv = netdev_priv(dev); | |
780 | struct flexcan_regs __iomem *regs = priv->base; | |
781 | u32 reg; | |
782 | ||
783 | /* Disable all interrupts */ | |
61e271ee | 784 | flexcan_write(0, ®s->imask1); |
e955cead MKB |
785 | |
786 | /* Disable + halt module */ | |
61e271ee | 787 | reg = flexcan_read(®s->mcr); |
e955cead | 788 | reg |= FLEXCAN_MCR_MDIS | FLEXCAN_MCR_HALT; |
61e271ee | 789 | flexcan_write(reg, ®s->mcr); |
e955cead MKB |
790 | |
791 | flexcan_transceiver_switch(priv, 0); | |
792 | priv->can.state = CAN_STATE_STOPPED; | |
793 | ||
794 | return; | |
795 | } | |
796 | ||
797 | static int flexcan_open(struct net_device *dev) | |
798 | { | |
799 | struct flexcan_priv *priv = netdev_priv(dev); | |
800 | int err; | |
801 | ||
e7354899 | 802 | clk_prepare_enable(priv->clk); |
e955cead MKB |
803 | |
804 | err = open_candev(dev); | |
805 | if (err) | |
806 | goto out; | |
807 | ||
808 | err = request_irq(dev->irq, flexcan_irq, IRQF_SHARED, dev->name, dev); | |
809 | if (err) | |
810 | goto out_close; | |
811 | ||
812 | /* start chip and queuing */ | |
813 | err = flexcan_chip_start(dev); | |
814 | if (err) | |
815 | goto out_close; | |
816 | napi_enable(&priv->napi); | |
817 | netif_start_queue(dev); | |
818 | ||
819 | return 0; | |
820 | ||
821 | out_close: | |
822 | close_candev(dev); | |
823 | out: | |
e7354899 | 824 | clk_disable_unprepare(priv->clk); |
e955cead MKB |
825 | |
826 | return err; | |
827 | } | |
828 | ||
829 | static int flexcan_close(struct net_device *dev) | |
830 | { | |
831 | struct flexcan_priv *priv = netdev_priv(dev); | |
832 | ||
833 | netif_stop_queue(dev); | |
834 | napi_disable(&priv->napi); | |
835 | flexcan_chip_stop(dev); | |
836 | ||
837 | free_irq(dev->irq, dev); | |
e7354899 | 838 | clk_disable_unprepare(priv->clk); |
e955cead MKB |
839 | |
840 | close_candev(dev); | |
841 | ||
842 | return 0; | |
843 | } | |
844 | ||
845 | static int flexcan_set_mode(struct net_device *dev, enum can_mode mode) | |
846 | { | |
847 | int err; | |
848 | ||
849 | switch (mode) { | |
850 | case CAN_MODE_START: | |
851 | err = flexcan_chip_start(dev); | |
852 | if (err) | |
853 | return err; | |
854 | ||
855 | netif_wake_queue(dev); | |
856 | break; | |
857 | ||
858 | default: | |
859 | return -EOPNOTSUPP; | |
860 | } | |
861 | ||
862 | return 0; | |
863 | } | |
864 | ||
865 | static const struct net_device_ops flexcan_netdev_ops = { | |
866 | .ndo_open = flexcan_open, | |
867 | .ndo_stop = flexcan_close, | |
868 | .ndo_start_xmit = flexcan_start_xmit, | |
869 | }; | |
870 | ||
871 | static int __devinit register_flexcandev(struct net_device *dev) | |
872 | { | |
873 | struct flexcan_priv *priv = netdev_priv(dev); | |
874 | struct flexcan_regs __iomem *regs = priv->base; | |
875 | u32 reg, err; | |
876 | ||
e7354899 | 877 | clk_prepare_enable(priv->clk); |
e955cead MKB |
878 | |
879 | /* select "bus clock", chip must be disabled */ | |
880 | flexcan_chip_disable(priv); | |
61e271ee | 881 | reg = flexcan_read(®s->ctrl); |
e955cead | 882 | reg |= FLEXCAN_CTRL_CLK_SRC; |
61e271ee | 883 | flexcan_write(reg, ®s->ctrl); |
e955cead MKB |
884 | |
885 | flexcan_chip_enable(priv); | |
886 | ||
887 | /* set freeze, halt and activate FIFO, restrict register access */ | |
61e271ee | 888 | reg = flexcan_read(®s->mcr); |
e955cead MKB |
889 | reg |= FLEXCAN_MCR_FRZ | FLEXCAN_MCR_HALT | |
890 | FLEXCAN_MCR_FEN | FLEXCAN_MCR_SUPV; | |
61e271ee | 891 | flexcan_write(reg, ®s->mcr); |
e955cead MKB |
892 | |
893 | /* | |
894 | * Currently we only support newer versions of this core | |
895 | * featuring a RX FIFO. Older cores found on some Coldfire | |
896 | * derivates are not yet supported. | |
897 | */ | |
61e271ee | 898 | reg = flexcan_read(®s->mcr); |
e955cead MKB |
899 | if (!(reg & FLEXCAN_MCR_FEN)) { |
900 | dev_err(dev->dev.parent, | |
901 | "Could not enable RX FIFO, unsupported core\n"); | |
902 | err = -ENODEV; | |
903 | goto out; | |
904 | } | |
905 | ||
906 | err = register_candev(dev); | |
907 | ||
908 | out: | |
909 | /* disable core and turn off clocks */ | |
910 | flexcan_chip_disable(priv); | |
e7354899 | 911 | clk_disable_unprepare(priv->clk); |
e955cead MKB |
912 | |
913 | return err; | |
914 | } | |
915 | ||
916 | static void __devexit unregister_flexcandev(struct net_device *dev) | |
917 | { | |
918 | unregister_candev(dev); | |
919 | } | |
920 | ||
921 | static int __devinit flexcan_probe(struct platform_device *pdev) | |
922 | { | |
923 | struct net_device *dev; | |
924 | struct flexcan_priv *priv; | |
925 | struct resource *mem; | |
97efe9ae | 926 | struct clk *clk = NULL; |
e955cead MKB |
927 | void __iomem *base; |
928 | resource_size_t mem_size; | |
929 | int err, irq; | |
97efe9ae | 930 | u32 clock_freq = 0; |
931 | ||
932 | if (pdev->dev.of_node) { | |
933 | const u32 *clock_freq_p; | |
e955cead | 934 | |
97efe9ae | 935 | clock_freq_p = of_get_property(pdev->dev.of_node, |
936 | "clock-frequency", NULL); | |
937 | if (clock_freq_p) | |
938 | clock_freq = *clock_freq_p; | |
939 | } | |
940 | ||
941 | if (!clock_freq) { | |
942 | clk = clk_get(&pdev->dev, NULL); | |
943 | if (IS_ERR(clk)) { | |
944 | dev_err(&pdev->dev, "no clock defined\n"); | |
945 | err = PTR_ERR(clk); | |
946 | goto failed_clock; | |
947 | } | |
948 | clock_freq = clk_get_rate(clk); | |
e955cead MKB |
949 | } |
950 | ||
951 | mem = platform_get_resource(pdev, IORESOURCE_MEM, 0); | |
952 | irq = platform_get_irq(pdev, 0); | |
953 | if (!mem || irq <= 0) { | |
954 | err = -ENODEV; | |
955 | goto failed_get; | |
956 | } | |
957 | ||
958 | mem_size = resource_size(mem); | |
959 | if (!request_mem_region(mem->start, mem_size, pdev->name)) { | |
960 | err = -EBUSY; | |
2e4ceec4 | 961 | goto failed_get; |
e955cead MKB |
962 | } |
963 | ||
964 | base = ioremap(mem->start, mem_size); | |
965 | if (!base) { | |
966 | err = -ENOMEM; | |
967 | goto failed_map; | |
968 | } | |
969 | ||
9a123496 | 970 | dev = alloc_candev(sizeof(struct flexcan_priv), 1); |
e955cead MKB |
971 | if (!dev) { |
972 | err = -ENOMEM; | |
973 | goto failed_alloc; | |
974 | } | |
975 | ||
976 | dev->netdev_ops = &flexcan_netdev_ops; | |
977 | dev->irq = irq; | |
9a123496 | 978 | dev->flags |= IFF_ECHO; |
e955cead MKB |
979 | |
980 | priv = netdev_priv(dev); | |
97efe9ae | 981 | priv->can.clock.freq = clock_freq; |
e955cead MKB |
982 | priv->can.bittiming_const = &flexcan_bittiming_const; |
983 | priv->can.do_set_mode = flexcan_set_mode; | |
984 | priv->can.do_get_berr_counter = flexcan_get_berr_counter; | |
985 | priv->can.ctrlmode_supported = CAN_CTRLMODE_LOOPBACK | | |
986 | CAN_CTRLMODE_LISTENONLY | CAN_CTRLMODE_3_SAMPLES | | |
987 | CAN_CTRLMODE_BERR_REPORTING; | |
988 | priv->base = base; | |
989 | priv->dev = dev; | |
990 | priv->clk = clk; | |
991 | priv->pdata = pdev->dev.platform_data; | |
992 | ||
993 | netif_napi_add(dev, &priv->napi, flexcan_poll, FLEXCAN_NAPI_WEIGHT); | |
994 | ||
995 | dev_set_drvdata(&pdev->dev, dev); | |
996 | SET_NETDEV_DEV(dev, &pdev->dev); | |
997 | ||
998 | err = register_flexcandev(dev); | |
999 | if (err) { | |
1000 | dev_err(&pdev->dev, "registering netdev failed\n"); | |
1001 | goto failed_register; | |
1002 | } | |
1003 | ||
1004 | dev_info(&pdev->dev, "device registered (reg_base=%p, irq=%d)\n", | |
1005 | priv->base, dev->irq); | |
1006 | ||
1007 | return 0; | |
1008 | ||
1009 | failed_register: | |
1010 | free_candev(dev); | |
1011 | failed_alloc: | |
1012 | iounmap(base); | |
1013 | failed_map: | |
1014 | release_mem_region(mem->start, mem_size); | |
e955cead | 1015 | failed_get: |
97efe9ae | 1016 | if (clk) |
1017 | clk_put(clk); | |
e955cead MKB |
1018 | failed_clock: |
1019 | return err; | |
1020 | } | |
1021 | ||
1022 | static int __devexit flexcan_remove(struct platform_device *pdev) | |
1023 | { | |
1024 | struct net_device *dev = platform_get_drvdata(pdev); | |
1025 | struct flexcan_priv *priv = netdev_priv(dev); | |
1026 | struct resource *mem; | |
1027 | ||
1028 | unregister_flexcandev(dev); | |
1029 | platform_set_drvdata(pdev, NULL); | |
e955cead MKB |
1030 | iounmap(priv->base); |
1031 | ||
1032 | mem = platform_get_resource(pdev, IORESOURCE_MEM, 0); | |
1033 | release_mem_region(mem->start, resource_size(mem)); | |
1034 | ||
97efe9ae | 1035 | if (priv->clk) |
1036 | clk_put(priv->clk); | |
e955cead | 1037 | |
9a27586d MKB |
1038 | free_candev(dev); |
1039 | ||
e955cead MKB |
1040 | return 0; |
1041 | } | |
1042 | ||
c8aef4cb | 1043 | static struct of_device_id flexcan_of_match[] = { |
1044 | { | |
1045 | .compatible = "fsl,p1010-flexcan", | |
1046 | }, | |
1047 | {}, | |
1048 | }; | |
1049 | ||
e955cead | 1050 | static struct platform_driver flexcan_driver = { |
c8aef4cb | 1051 | .driver = { |
1052 | .name = DRV_NAME, | |
1053 | .owner = THIS_MODULE, | |
1054 | .of_match_table = flexcan_of_match, | |
1055 | }, | |
e955cead MKB |
1056 | .probe = flexcan_probe, |
1057 | .remove = __devexit_p(flexcan_remove), | |
1058 | }; | |
1059 | ||
871d3372 | 1060 | module_platform_driver(flexcan_driver); |
e955cead MKB |
1061 | |
1062 | MODULE_AUTHOR("Sascha Hauer <kernel@pengutronix.de>, " | |
1063 | "Marc Kleine-Budde <kernel@pengutronix.de>"); | |
1064 | MODULE_LICENSE("GPL v2"); | |
1065 | MODULE_DESCRIPTION("CAN port driver for flexcan based chip"); |