projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
net: get rid of SET_ETHTOOL_OPS
[deliverable/linux.git] / drivers / net / ethernet / broadcom / bcmsysport.c
CommitLineData
80105bef
FF		 1/*
2 * Broadcom BCM7xxx System Port Ethernet MAC driver
3 *
4 * Copyright (C) 2014 Broadcom Corporation
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License version 2 as
8 * published by the Free Software Foundation.
9 */
10
11#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
12
13#include <linux/init.h>
14#include <linux/interrupt.h>
15#include <linux/module.h>
16#include <linux/kernel.h>
17#include <linux/netdevice.h>
18#include <linux/etherdevice.h>
19#include <linux/platform_device.h>
20#include <linux/of.h>
21#include <linux/of_net.h>
22#include <linux/of_mdio.h>
23#include <linux/phy.h>
24#include <linux/phy_fixed.h>
25#include <net/ip.h>
26#include <net/ipv6.h>
27
28#include "bcmsysport.h"
29
30/* I/O accessors register helpers */
31#define BCM_SYSPORT_IO_MACRO(name, offset) \
32static inline u32 name##_readl(struct bcm_sysport_priv *priv, u32 off) \
33{ \
34 u32 reg = __raw_readl(priv->base + offset + off); \
35 return reg; \
36} \
37static inline void name##_writel(struct bcm_sysport_priv *priv, \
38 u32 val, u32 off) \
39{ \
40 __raw_writel(val, priv->base + offset + off); \
41} \
42
43BCM_SYSPORT_IO_MACRO(intrl2_0, SYS_PORT_INTRL2_0_OFFSET);
44BCM_SYSPORT_IO_MACRO(intrl2_1, SYS_PORT_INTRL2_1_OFFSET);
45BCM_SYSPORT_IO_MACRO(umac, SYS_PORT_UMAC_OFFSET);
46BCM_SYSPORT_IO_MACRO(tdma, SYS_PORT_TDMA_OFFSET);
47BCM_SYSPORT_IO_MACRO(rdma, SYS_PORT_RDMA_OFFSET);
48BCM_SYSPORT_IO_MACRO(rxchk, SYS_PORT_RXCHK_OFFSET);
49BCM_SYSPORT_IO_MACRO(txchk, SYS_PORT_TXCHK_OFFSET);
50BCM_SYSPORT_IO_MACRO(rbuf, SYS_PORT_RBUF_OFFSET);
51BCM_SYSPORT_IO_MACRO(tbuf, SYS_PORT_TBUF_OFFSET);
52BCM_SYSPORT_IO_MACRO(topctrl, SYS_PORT_TOPCTRL_OFFSET);
53
54/* L2-interrupt masking/unmasking helpers, does automatic saving of the applied
55 * mask in a software copy to avoid CPU_MASK_STATUS reads in hot-paths.
56 */
57#define BCM_SYSPORT_INTR_L2(which) \
58static inline void intrl2_##which##_mask_clear(struct bcm_sysport_priv *priv, \
59 u32 mask) \
60{ \
61 intrl2_##which##_writel(priv, mask, INTRL2_CPU_MASK_CLEAR); \
62 priv->irq##which##_mask &= ~(mask); \
63} \
64static inline void intrl2_##which##_mask_set(struct bcm_sysport_priv *priv, \
65 u32 mask) \
66{ \
67 intrl2_## which##_writel(priv, mask, INTRL2_CPU_MASK_SET); \
68 priv->irq##which##_mask |= (mask); \
69} \
70
71BCM_SYSPORT_INTR_L2(0)
72BCM_SYSPORT_INTR_L2(1)
73
74/* Register accesses to GISB/RBUS registers are expensive (few hundred
75 * nanoseconds), so keep the check for 64-bits explicit here to save
76 * one register write per-packet on 32-bits platforms.
77 */
78static inline void dma_desc_set_addr(struct bcm_sysport_priv *priv,
79 void __iomem *d,
80 dma_addr_t addr)
81{
82#ifdef CONFIG_PHYS_ADDR_T_64BIT
83 __raw_writel(upper_32_bits(addr) & DESC_ADDR_HI_MASK,
84 d + DESC_ADDR_HI_STATUS_LEN);
85#endif
86 __raw_writel(lower_32_bits(addr), d + DESC_ADDR_LO);
87}
88
89static inline void tdma_port_write_desc_addr(struct bcm_sysport_priv *priv,
90 struct dma_desc *desc,
91 unsigned int port)
92{
93 /* Ports are latched, so write upper address first */
94 tdma_writel(priv, desc->addr_status_len, TDMA_WRITE_PORT_HI(port));
95 tdma_writel(priv, desc->addr_lo, TDMA_WRITE_PORT_LO(port));
96}
97
98/* Ethtool operations */
99static int bcm_sysport_set_settings(struct net_device *dev,
100 struct ethtool_cmd *cmd)
101{
102 struct bcm_sysport_priv *priv = netdev_priv(dev);
103
104 if (!netif_running(dev))
105 return -EINVAL;
106
107 return phy_ethtool_sset(priv->phydev, cmd);
108}
109
110static int bcm_sysport_get_settings(struct net_device *dev,
111 struct ethtool_cmd *cmd)
112{
113 struct bcm_sysport_priv *priv = netdev_priv(dev);
114
115 if (!netif_running(dev))
116 return -EINVAL;
117
118 return phy_ethtool_gset(priv->phydev, cmd);
119}
120
121static int bcm_sysport_set_rx_csum(struct net_device *dev,
122 netdev_features_t wanted)
123{
124 struct bcm_sysport_priv *priv = netdev_priv(dev);
125 u32 reg;
126
127 priv->rx_csum_en = !!(wanted & NETIF_F_RXCSUM);
128 reg = rxchk_readl(priv, RXCHK_CONTROL);
129 if (priv->rx_csum_en)
130 reg |= RXCHK_EN;
131 else
132 reg &= ~RXCHK_EN;
133
134 /* If UniMAC forwards CRC, we need to skip over it to get
135 * a valid CHK bit to be set in the per-packet status word
136 */
137 if (priv->rx_csum_en && priv->crc_fwd)
138 reg |= RXCHK_SKIP_FCS;
139 else
140 reg &= ~RXCHK_SKIP_FCS;
141
142 rxchk_writel(priv, reg, RXCHK_CONTROL);
143
144 return 0;
145}
146
147static int bcm_sysport_set_tx_csum(struct net_device *dev,
148 netdev_features_t wanted)
149{
150 struct bcm_sysport_priv *priv = netdev_priv(dev);
151 u32 reg;
152
153 /* Hardware transmit checksum requires us to enable the Transmit status
154 * block prepended to the packet contents
155 */
156 priv->tsb_en = !!(wanted & (NETIF_F_IP_CSUM | NETIF_F_IPV6_CSUM));
157 reg = tdma_readl(priv, TDMA_CONTROL);
158 if (priv->tsb_en)
159 reg |= TSB_EN;
160 else
161 reg &= ~TSB_EN;
162 tdma_writel(priv, reg, TDMA_CONTROL);
163
164 return 0;
165}
166
167static int bcm_sysport_set_features(struct net_device *dev,
168 netdev_features_t features)
169{
170 netdev_features_t changed = features ^ dev->features;
171 netdev_features_t wanted = dev->wanted_features;
172 int ret = 0;
173
174 if (changed & NETIF_F_RXCSUM)
175 ret = bcm_sysport_set_rx_csum(dev, wanted);
176 if (changed & (NETIF_F_IP_CSUM | NETIF_F_IPV6_CSUM))
177 ret = bcm_sysport_set_tx_csum(dev, wanted);
178
179 return ret;
180}
181
182/* Hardware counters must be kept in sync because the order/offset
183 * is important here (order in structure declaration = order in hardware)
184 */
185static const struct bcm_sysport_stats bcm_sysport_gstrings_stats[] = {
186 /* general stats */
187 STAT_NETDEV(rx_packets),
188 STAT_NETDEV(tx_packets),
189 STAT_NETDEV(rx_bytes),
190 STAT_NETDEV(tx_bytes),
191 STAT_NETDEV(rx_errors),
192 STAT_NETDEV(tx_errors),
193 STAT_NETDEV(rx_dropped),
194 STAT_NETDEV(tx_dropped),
195 STAT_NETDEV(multicast),
196 /* UniMAC RSV counters */
197 STAT_MIB_RX("rx_64_octets", mib.rx.pkt_cnt.cnt_64),
198 STAT_MIB_RX("rx_65_127_oct", mib.rx.pkt_cnt.cnt_127),
199 STAT_MIB_RX("rx_128_255_oct", mib.rx.pkt_cnt.cnt_255),
200 STAT_MIB_RX("rx_256_511_oct", mib.rx.pkt_cnt.cnt_511),
201 STAT_MIB_RX("rx_512_1023_oct", mib.rx.pkt_cnt.cnt_1023),
202 STAT_MIB_RX("rx_1024_1518_oct", mib.rx.pkt_cnt.cnt_1518),
203 STAT_MIB_RX("rx_vlan_1519_1522_oct", mib.rx.pkt_cnt.cnt_mgv),
204 STAT_MIB_RX("rx_1522_2047_oct", mib.rx.pkt_cnt.cnt_2047),
205 STAT_MIB_RX("rx_2048_4095_oct", mib.rx.pkt_cnt.cnt_4095),
206 STAT_MIB_RX("rx_4096_9216_oct", mib.rx.pkt_cnt.cnt_9216),
207 STAT_MIB_RX("rx_pkts", mib.rx.pkt),
208 STAT_MIB_RX("rx_bytes", mib.rx.bytes),
209 STAT_MIB_RX("rx_multicast", mib.rx.mca),
210 STAT_MIB_RX("rx_broadcast", mib.rx.bca),
211 STAT_MIB_RX("rx_fcs", mib.rx.fcs),
212 STAT_MIB_RX("rx_control", mib.rx.cf),
213 STAT_MIB_RX("rx_pause", mib.rx.pf),
214 STAT_MIB_RX("rx_unknown", mib.rx.uo),
215 STAT_MIB_RX("rx_align", mib.rx.aln),
216 STAT_MIB_RX("rx_outrange", mib.rx.flr),
217 STAT_MIB_RX("rx_code", mib.rx.cde),
218 STAT_MIB_RX("rx_carrier", mib.rx.fcr),
219 STAT_MIB_RX("rx_oversize", mib.rx.ovr),
220 STAT_MIB_RX("rx_jabber", mib.rx.jbr),
221 STAT_MIB_RX("rx_mtu_err", mib.rx.mtue),
222 STAT_MIB_RX("rx_good_pkts", mib.rx.pok),
223 STAT_MIB_RX("rx_unicast", mib.rx.uc),
224 STAT_MIB_RX("rx_ppp", mib.rx.ppp),
225 STAT_MIB_RX("rx_crc", mib.rx.rcrc),
226 /* UniMAC TSV counters */
227 STAT_MIB_TX("tx_64_octets", mib.tx.pkt_cnt.cnt_64),
228 STAT_MIB_TX("tx_65_127_oct", mib.tx.pkt_cnt.cnt_127),
229 STAT_MIB_TX("tx_128_255_oct", mib.tx.pkt_cnt.cnt_255),
230 STAT_MIB_TX("tx_256_511_oct", mib.tx.pkt_cnt.cnt_511),
231 STAT_MIB_TX("tx_512_1023_oct", mib.tx.pkt_cnt.cnt_1023),
232 STAT_MIB_TX("tx_1024_1518_oct", mib.tx.pkt_cnt.cnt_1518),
233 STAT_MIB_TX("tx_vlan_1519_1522_oct", mib.tx.pkt_cnt.cnt_mgv),
234 STAT_MIB_TX("tx_1522_2047_oct", mib.tx.pkt_cnt.cnt_2047),
235 STAT_MIB_TX("tx_2048_4095_oct", mib.tx.pkt_cnt.cnt_4095),
236 STAT_MIB_TX("tx_4096_9216_oct", mib.tx.pkt_cnt.cnt_9216),
237 STAT_MIB_TX("tx_pkts", mib.tx.pkts),
238 STAT_MIB_TX("tx_multicast", mib.tx.mca),
239 STAT_MIB_TX("tx_broadcast", mib.tx.bca),
240 STAT_MIB_TX("tx_pause", mib.tx.pf),
241 STAT_MIB_TX("tx_control", mib.tx.cf),
242 STAT_MIB_TX("tx_fcs_err", mib.tx.fcs),
243 STAT_MIB_TX("tx_oversize", mib.tx.ovr),
244 STAT_MIB_TX("tx_defer", mib.tx.drf),
245 STAT_MIB_TX("tx_excess_defer", mib.tx.edf),
246 STAT_MIB_TX("tx_single_col", mib.tx.scl),
247 STAT_MIB_TX("tx_multi_col", mib.tx.mcl),
248 STAT_MIB_TX("tx_late_col", mib.tx.lcl),
249 STAT_MIB_TX("tx_excess_col", mib.tx.ecl),
250 STAT_MIB_TX("tx_frags", mib.tx.frg),
251 STAT_MIB_TX("tx_total_col", mib.tx.ncl),
252 STAT_MIB_TX("tx_jabber", mib.tx.jbr),
253 STAT_MIB_TX("tx_bytes", mib.tx.bytes),
254 STAT_MIB_TX("tx_good_pkts", mib.tx.pok),
255 STAT_MIB_TX("tx_unicast", mib.tx.uc),
256 /* UniMAC RUNT counters */
257 STAT_RUNT("rx_runt_pkts", mib.rx_runt_cnt),
258 STAT_RUNT("rx_runt_valid_fcs", mib.rx_runt_fcs),
259 STAT_RUNT("rx_runt_inval_fcs_align", mib.rx_runt_fcs_align),
260 STAT_RUNT("rx_runt_bytes", mib.rx_runt_bytes),
261 /* RXCHK misc statistics */
262 STAT_RXCHK("rxchk_bad_csum", mib.rxchk_bad_csum, RXCHK_BAD_CSUM_CNTR),
263 STAT_RXCHK("rxchk_other_pkt_disc", mib.rxchk_other_pkt_disc,
264 RXCHK_OTHER_DISC_CNTR),
265 /* RBUF misc statistics */
266 STAT_RBUF("rbuf_ovflow_cnt", mib.rbuf_ovflow_cnt, RBUF_OVFL_DISC_CNTR),
267 STAT_RBUF("rbuf_err_cnt", mib.rbuf_err_cnt, RBUF_ERR_PKT_CNTR),
268};
269
270#define BCM_SYSPORT_STATS_LEN ARRAY_SIZE(bcm_sysport_gstrings_stats)
271
272static void bcm_sysport_get_drvinfo(struct net_device *dev,
273 struct ethtool_drvinfo *info)
274{
275 strlcpy(info->driver, KBUILD_MODNAME, sizeof(info->driver));
276 strlcpy(info->version, "0.1", sizeof(info->version));
277 strlcpy(info->bus_info, "platform", sizeof(info->bus_info));
278 info->n_stats = BCM_SYSPORT_STATS_LEN;
279}
280
281static u32 bcm_sysport_get_msglvl(struct net_device *dev)
282{
283 struct bcm_sysport_priv *priv = netdev_priv(dev);
284
285 return priv->msg_enable;
286}
287
288static void bcm_sysport_set_msglvl(struct net_device *dev, u32 enable)
289{
290 struct bcm_sysport_priv *priv = netdev_priv(dev);
291
292 priv->msg_enable = enable;
293}
294
295static int bcm_sysport_get_sset_count(struct net_device *dev, int string_set)
296{
297 switch (string_set) {
298 case ETH_SS_STATS:
299 return BCM_SYSPORT_STATS_LEN;
300 default:
301 return -EOPNOTSUPP;
302 }
303}
304
305static void bcm_sysport_get_strings(struct net_device *dev,
306 u32 stringset, u8 *data)
307{
308 int i;
309
310 switch (stringset) {
311 case ETH_SS_STATS:
312 for (i = 0; i < BCM_SYSPORT_STATS_LEN; i++) {
313 memcpy(data + i * ETH_GSTRING_LEN,
314 bcm_sysport_gstrings_stats[i].stat_string,
315 ETH_GSTRING_LEN);
316 }
317 break;
318 default:
319 break;
320 }
321}
322
323static void bcm_sysport_update_mib_counters(struct bcm_sysport_priv *priv)
324{
325 int i, j = 0;
326
327 for (i = 0; i < BCM_SYSPORT_STATS_LEN; i++) {
328 const struct bcm_sysport_stats *s;
329 u8 offset = 0;
330 u32 val = 0;
331 char *p;
332
333 s = &bcm_sysport_gstrings_stats[i];
334 switch (s->type) {
335 case BCM_SYSPORT_STAT_NETDEV:
336 continue;
337 case BCM_SYSPORT_STAT_MIB_RX:
338 case BCM_SYSPORT_STAT_MIB_TX:
339 case BCM_SYSPORT_STAT_RUNT:
340 if (s->type != BCM_SYSPORT_STAT_MIB_RX)
341 offset = UMAC_MIB_STAT_OFFSET;
342 val = umac_readl(priv, UMAC_MIB_START + j + offset);
343 break;
344 case BCM_SYSPORT_STAT_RXCHK:
345 val = rxchk_readl(priv, s->reg_offset);
346 if (val == ~0)
347 rxchk_writel(priv, 0, s->reg_offset);
348 break;
349 case BCM_SYSPORT_STAT_RBUF:
350 val = rbuf_readl(priv, s->reg_offset);
351 if (val == ~0)
352 rbuf_writel(priv, 0, s->reg_offset);
353 break;
354 }
355
356 j += s->stat_sizeof;
357 p = (char *)priv + s->stat_offset;
358 *(u32 *)p = val;
359 }
360
361 netif_dbg(priv, hw, priv->netdev, "updated MIB counters\n");
362}
363
364static void bcm_sysport_get_stats(struct net_device *dev,
365 struct ethtool_stats *stats, u64 *data)
366{
367 struct bcm_sysport_priv *priv = netdev_priv(dev);
368 int i;
369
370 if (netif_running(dev))
371 bcm_sysport_update_mib_counters(priv);
372
373 for (i = 0; i < BCM_SYSPORT_STATS_LEN; i++) {
374 const struct bcm_sysport_stats *s;
375 char *p;
376
377 s = &bcm_sysport_gstrings_stats[i];
378 if (s->type == BCM_SYSPORT_STAT_NETDEV)
379 p = (char *)&dev->stats;
380 else
381 p = (char *)priv;
382 p += s->stat_offset;
383 data[i] = *(u32 *)p;
384 }
385}
386
387static void bcm_sysport_free_cb(struct bcm_sysport_cb *cb)
388{
389 dev_kfree_skb_any(cb->skb);
390 cb->skb = NULL;
391 dma_unmap_addr_set(cb, dma_addr, 0);
392}
393
394static int bcm_sysport_rx_refill(struct bcm_sysport_priv *priv,
395 struct bcm_sysport_cb *cb)
396{
397 struct device *kdev = &priv->pdev->dev;
398 struct net_device *ndev = priv->netdev;
399 dma_addr_t mapping;
400 int ret;
401
402 cb->skb = netdev_alloc_skb(priv->netdev, RX_BUF_LENGTH);
403 if (!cb->skb) {
404 netif_err(priv, rx_err, ndev, "SKB alloc failed\n");
405 return -ENOMEM;
406 }
407
408 mapping = dma_map_single(kdev, cb->skb->data,
409 RX_BUF_LENGTH, DMA_FROM_DEVICE);
410 ret = dma_mapping_error(kdev, mapping);
411 if (ret) {
412 bcm_sysport_free_cb(cb);
413 netif_err(priv, rx_err, ndev, "DMA mapping failure\n");
414 return ret;
415 }
416
417 dma_unmap_addr_set(cb, dma_addr, mapping);
418 dma_desc_set_addr(priv, priv->rx_bd_assign_ptr, mapping);
419
420 priv->rx_bd_assign_index++;
421 priv->rx_bd_assign_index &= (priv->num_rx_bds - 1);
422 priv->rx_bd_assign_ptr = priv->rx_bds +
423 (priv->rx_bd_assign_index * DESC_SIZE);
424
425 netif_dbg(priv, rx_status, ndev, "RX refill\n");
426
427 return 0;
428}
429
430static int bcm_sysport_alloc_rx_bufs(struct bcm_sysport_priv *priv)
431{
432 struct bcm_sysport_cb *cb;
433 int ret = 0;
434 unsigned int i;
435
436 for (i = 0; i < priv->num_rx_bds; i++) {
437 cb = &priv->rx_cbs[priv->rx_bd_assign_index];
438 if (cb->skb)
439 continue;
440
441 ret = bcm_sysport_rx_refill(priv, cb);
442 if (ret)
443 break;
444 }
445
446 return ret;
447}
448
449/* Poll the hardware for up to budget packets to process */
450static unsigned int bcm_sysport_desc_rx(struct bcm_sysport_priv *priv,
451 unsigned int budget)
452{
453 struct device *kdev = &priv->pdev->dev;
454 struct net_device *ndev = priv->netdev;
455 unsigned int processed = 0, to_process;
456 struct bcm_sysport_cb *cb;
457 struct sk_buff *skb;
458 unsigned int p_index;
459 u16 len, status;
460 struct rsb *rsb;
461
462 /* Determine how much we should process since last call */
463 p_index = rdma_readl(priv, RDMA_PROD_INDEX);
464 p_index &= RDMA_PROD_INDEX_MASK;
465
466 if (p_index < priv->rx_c_index)
467 to_process = (RDMA_CONS_INDEX_MASK + 1) -
468 priv->rx_c_index + p_index;
469 else
470 to_process = p_index - priv->rx_c_index;
471
472 netif_dbg(priv, rx_status, ndev,
473 "p_index=%d rx_c_index=%d to_process=%d\n",
474 p_index, priv->rx_c_index, to_process);
475
476 while ((processed < to_process) &&
477 (processed < budget)) {
478
479 cb = &priv->rx_cbs[priv->rx_read_ptr];
480 skb = cb->skb;
481 dma_unmap_single(kdev, dma_unmap_addr(cb, dma_addr),
482 dma_unmap_len(cb, dma_len), DMA_FROM_DEVICE);
483
484 /* Extract the Receive Status Block prepended */
485 rsb = (struct rsb *)skb->data;
486 len = (rsb->rx_status_len >> DESC_LEN_SHIFT) & DESC_LEN_MASK;
487 status = (rsb->rx_status_len >> DESC_STATUS_SHIFT) &
488 DESC_STATUS_MASK;
489
490 processed++;
491 priv->rx_read_ptr++;
492 if (priv->rx_read_ptr == priv->num_rx_bds)
493 priv->rx_read_ptr = 0;
494
495 netif_dbg(priv, rx_status, ndev,
496 "p=%d, c=%d, rd_ptr=%d, len=%d, flag=0x%04x\n",
497 p_index, priv->rx_c_index, priv->rx_read_ptr,
498 len, status);
499
500 if (unlikely(!skb)) {
501 netif_err(priv, rx_err, ndev, "out of memory!\n");
502 ndev->stats.rx_dropped++;
503 ndev->stats.rx_errors++;
504 goto refill;
505 }
506
507 if (unlikely(!(status & DESC_EOP) || !(status & DESC_SOP))) {
508 netif_err(priv, rx_status, ndev, "fragmented packet!\n");
509 ndev->stats.rx_dropped++;
510 ndev->stats.rx_errors++;
511 bcm_sysport_free_cb(cb);
512 goto refill;
513 }
514
515 if (unlikely(status & (RX_STATUS_ERR | RX_STATUS_OVFLOW))) {
516 netif_err(priv, rx_err, ndev, "error packet\n");
517 if (RX_STATUS_OVFLOW)
518 ndev->stats.rx_over_errors++;
519 ndev->stats.rx_dropped++;
520 ndev->stats.rx_errors++;
521 bcm_sysport_free_cb(cb);
522 goto refill;
523 }
524
525 skb_put(skb, len);
526
527 /* Hardware validated our checksum */
528 if (likely(status & DESC_L4_CSUM))
529 skb->ip_summed = CHECKSUM_UNNECESSARY;
530
531 /* Hardware pre-pends packets with 2bytes between Ethernet
532 * and IP header plus we have the Receive Status Block, strip
533 * off all of this from the SKB.
534 */
535 skb_pull(skb, sizeof(*rsb) + 2);
536 len -= (sizeof(*rsb) + 2);
537
538 /* UniMAC may forward CRC */
539 if (priv->crc_fwd) {
540 skb_trim(skb, len - ETH_FCS_LEN);
541 len -= ETH_FCS_LEN;
542 }
543
544 skb->protocol = eth_type_trans(skb, ndev);
545 ndev->stats.rx_packets++;
546 ndev->stats.rx_bytes += len;
547
548 napi_gro_receive(&priv->napi, skb);
549refill:
550 bcm_sysport_rx_refill(priv, cb);
551 }
552
553 return processed;
554}
555
556static void bcm_sysport_tx_reclaim_one(struct bcm_sysport_priv *priv,
557 struct bcm_sysport_cb *cb,
558 unsigned int *bytes_compl,
559 unsigned int *pkts_compl)
560{
561 struct device *kdev = &priv->pdev->dev;
562 struct net_device *ndev = priv->netdev;
563
564 if (cb->skb) {
565 ndev->stats.tx_bytes += cb->skb->len;
566 *bytes_compl += cb->skb->len;
567 dma_unmap_single(kdev, dma_unmap_addr(cb, dma_addr),
568 dma_unmap_len(cb, dma_len),
569 DMA_TO_DEVICE);
570 ndev->stats.tx_packets++;
571 (*pkts_compl)++;
572 bcm_sysport_free_cb(cb);
573 /* SKB fragment */
574 } else if (dma_unmap_addr(cb, dma_addr)) {
575 ndev->stats.tx_bytes += dma_unmap_len(cb, dma_len);
576 dma_unmap_page(kdev, dma_unmap_addr(cb, dma_addr),
577 dma_unmap_len(cb, dma_len), DMA_TO_DEVICE);
578 dma_unmap_addr_set(cb, dma_addr, 0);
579 }
580}
581
582/* Reclaim queued SKBs for transmission completion, lockless version */
583static unsigned int __bcm_sysport_tx_reclaim(struct bcm_sysport_priv *priv,
584 struct bcm_sysport_tx_ring *ring)
585{
586 struct net_device *ndev = priv->netdev;
587 unsigned int c_index, last_c_index, last_tx_cn, num_tx_cbs;
588 unsigned int pkts_compl = 0, bytes_compl = 0;
589 struct bcm_sysport_cb *cb;
590 struct netdev_queue *txq;
591 u32 hw_ind;
592
593 txq = netdev_get_tx_queue(ndev, ring->index);
594
595 /* Compute how many descriptors have been processed since last call */
596 hw_ind = tdma_readl(priv, TDMA_DESC_RING_PROD_CONS_INDEX(ring->index));
597 c_index = (hw_ind >> RING_CONS_INDEX_SHIFT) & RING_CONS_INDEX_MASK;
598 ring->p_index = (hw_ind & RING_PROD_INDEX_MASK);
599
600 last_c_index = ring->c_index;
601 num_tx_cbs = ring->size;
602
603 c_index &= (num_tx_cbs - 1);
604
605 if (c_index >= last_c_index)
606 last_tx_cn = c_index - last_c_index;
607 else
608 last_tx_cn = num_tx_cbs - last_c_index + c_index;
609
610 netif_dbg(priv, tx_done, ndev,
611 "ring=%d c_index=%d last_tx_cn=%d last_c_index=%d\n",
612 ring->index, c_index, last_tx_cn, last_c_index);
613
614 while (last_tx_cn-- > 0) {
615 cb = ring->cbs + last_c_index;
616 bcm_sysport_tx_reclaim_one(priv, cb, &bytes_compl, &pkts_compl);
617
618 ring->desc_count++;
619 last_c_index++;
620 last_c_index &= (num_tx_cbs - 1);
621 }
622
623 ring->c_index = c_index;
624
625 if (netif_tx_queue_stopped(txq) && pkts_compl)
626 netif_tx_wake_queue(txq);
627
628 netif_dbg(priv, tx_done, ndev,
629 "ring=%d c_index=%d pkts_compl=%d, bytes_compl=%d\n",
630 ring->index, ring->c_index, pkts_compl, bytes_compl);
631
632 return pkts_compl;
633}
634
635/* Locked version of the per-ring TX reclaim routine */
636static unsigned int bcm_sysport_tx_reclaim(struct bcm_sysport_priv *priv,
637 struct bcm_sysport_tx_ring *ring)
638{
639 unsigned int released;
640
641 spin_lock(&ring->lock);
642 released = __bcm_sysport_tx_reclaim(priv, ring);
643 spin_unlock(&ring->lock);
644
645 return released;
646}
647
648static int bcm_sysport_tx_poll(struct napi_struct *napi, int budget)
649{
650 struct bcm_sysport_tx_ring *ring =
651 container_of(napi, struct bcm_sysport_tx_ring, napi);
652 unsigned int work_done = 0;
653
654 work_done = bcm_sysport_tx_reclaim(ring->priv, ring);
655
656 if (work_done < budget) {
657 napi_complete(napi);
658 /* re-enable TX interrupt */
659 intrl2_1_mask_clear(ring->priv, BIT(ring->index));
660 }
661
662 return work_done;
663}
664
665static void bcm_sysport_tx_reclaim_all(struct bcm_sysport_priv *priv)
666{
667 unsigned int q;
668
669 for (q = 0; q < priv->netdev->num_tx_queues; q++)
670 bcm_sysport_tx_reclaim(priv, &priv->tx_rings[q]);
671}
672
673static int bcm_sysport_poll(struct napi_struct *napi, int budget)
674{
675 struct bcm_sysport_priv *priv =
676 container_of(napi, struct bcm_sysport_priv, napi);
677 unsigned int work_done = 0;
678
679 work_done = bcm_sysport_desc_rx(priv, budget);
680
681 priv->rx_c_index += work_done;
682 priv->rx_c_index &= RDMA_CONS_INDEX_MASK;
683 rdma_writel(priv, priv->rx_c_index, RDMA_CONS_INDEX);
684
685 if (work_done < budget) {
686 napi_complete(napi);
687 /* re-enable RX interrupts */
688 intrl2_0_mask_clear(priv, INTRL2_0_RDMA_MBDONE);
689 }
690
691 return work_done;
692}
693
694
695/* RX and misc interrupt routine */
696static irqreturn_t bcm_sysport_rx_isr(int irq, void *dev_id)
697{
698 struct net_device *dev = dev_id;
699 struct bcm_sysport_priv *priv = netdev_priv(dev);
700
701 priv->irq0_stat = intrl2_0_readl(priv, INTRL2_CPU_STATUS) &
702 ~intrl2_0_readl(priv, INTRL2_CPU_MASK_STATUS);
703 intrl2_0_writel(priv, priv->irq0_stat, INTRL2_CPU_CLEAR);
704
705 if (unlikely(priv->irq0_stat == 0)) {
706 netdev_warn(priv->netdev, "spurious RX interrupt\n");
707 return IRQ_NONE;
708 }
709
710 if (priv->irq0_stat & INTRL2_0_RDMA_MBDONE) {
711 if (likely(napi_schedule_prep(&priv->napi))) {
712 /* disable RX interrupts */
713 intrl2_0_mask_set(priv, INTRL2_0_RDMA_MBDONE);
714 __napi_schedule(&priv->napi);
715 }
716 }
717
718 /* TX ring is full, perform a full reclaim since we do not know
719 * which one would trigger this interrupt
720 */
721 if (priv->irq0_stat & INTRL2_0_TX_RING_FULL)
722 bcm_sysport_tx_reclaim_all(priv);
723
724 return IRQ_HANDLED;
725}
726
727/* TX interrupt service routine */
728static irqreturn_t bcm_sysport_tx_isr(int irq, void *dev_id)
729{
730 struct net_device *dev = dev_id;
731 struct bcm_sysport_priv *priv = netdev_priv(dev);
732 struct bcm_sysport_tx_ring *txr;
733 unsigned int ring;
734
735 priv->irq1_stat = intrl2_1_readl(priv, INTRL2_CPU_STATUS) &
736 ~intrl2_1_readl(priv, INTRL2_CPU_MASK_STATUS);
737 intrl2_1_writel(priv, 0xffffffff, INTRL2_CPU_CLEAR);
738
739 if (unlikely(priv->irq1_stat == 0)) {
740 netdev_warn(priv->netdev, "spurious TX interrupt\n");
741 return IRQ_NONE;
742 }
743
744 for (ring = 0; ring < dev->num_tx_queues; ring++) {
745 if (!(priv->irq1_stat & BIT(ring)))
746 continue;
747
748 txr = &priv->tx_rings[ring];
749
750 if (likely(napi_schedule_prep(&txr->napi))) {
751 intrl2_1_mask_set(priv, BIT(ring));
752 __napi_schedule(&txr->napi);
753 }
754 }
755
756 return IRQ_HANDLED;
757}
758
759static int bcm_sysport_insert_tsb(struct sk_buff *skb, struct net_device *dev)
760{
761 struct sk_buff *nskb;
762 struct tsb *tsb;
763 u32 csum_info;
764 u8 ip_proto;
765 u16 csum_start;
766 u16 ip_ver;
767
768 /* Re-allocate SKB if needed */
769 if (unlikely(skb_headroom(skb) < sizeof(*tsb))) {
770 nskb = skb_realloc_headroom(skb, sizeof(*tsb));
771 dev_kfree_skb(skb);
772 if (!nskb) {
773 dev->stats.tx_errors++;
774 dev->stats.tx_dropped++;
775 return -ENOMEM;
776 }
777 skb = nskb;
778 }
779
780 tsb = (struct tsb *)skb_push(skb, sizeof(*tsb));
781 /* Zero-out TSB by default */
782 memset(tsb, 0, sizeof(*tsb));
783
784 if (skb->ip_summed == CHECKSUM_PARTIAL) {
785 ip_ver = htons(skb->protocol);
786 switch (ip_ver) {
787 case ETH_P_IP:
788 ip_proto = ip_hdr(skb)->protocol;
789 break;
790 case ETH_P_IPV6:
791 ip_proto = ipv6_hdr(skb)->nexthdr;
792 break;
793 default:
794 return 0;
795 }
796
797 /* Get the checksum offset and the L4 (transport) offset */
798 csum_start = skb_checksum_start_offset(skb) - sizeof(*tsb);
799 csum_info = (csum_start + skb->csum_offset) & L4_CSUM_PTR_MASK;
800 csum_info |= (csum_start << L4_PTR_SHIFT);
801
802 if (ip_proto == IPPROTO_TCP || ip_proto == IPPROTO_UDP) {
803 csum_info |= L4_LENGTH_VALID;
804 if (ip_proto == IPPROTO_UDP && ip_ver == ETH_P_IP)
805 csum_info |= L4_UDP;
806 } else
807 csum_info = 0;
808
809 tsb->l4_ptr_dest_map = csum_info;
810 }
811
812 return 0;
813}
814
815static netdev_tx_t bcm_sysport_xmit(struct sk_buff *skb,
816 struct net_device *dev)
817{
818 struct bcm_sysport_priv *priv = netdev_priv(dev);
819 struct device *kdev = &priv->pdev->dev;
820 struct bcm_sysport_tx_ring *ring;
821 struct bcm_sysport_cb *cb;
822 struct netdev_queue *txq;
823 struct dma_desc *desc;
824 dma_addr_t mapping;
825 u32 len_status;
826 u16 queue;
827 int ret;
828
829 queue = skb_get_queue_mapping(skb);
830 txq = netdev_get_tx_queue(dev, queue);
831 ring = &priv->tx_rings[queue];
832
833 /* lock against tx reclaim in BH context */
834 spin_lock(&ring->lock);
835 if (unlikely(ring->desc_count == 0)) {
836 netif_tx_stop_queue(txq);
837 netdev_err(dev, "queue %d awake and ring full!\n", queue);
838 ret = NETDEV_TX_BUSY;
839 goto out;
840 }
841
842 /* Insert TSB and checksum infos */
843 if (priv->tsb_en) {
844 ret = bcm_sysport_insert_tsb(skb, dev);
845 if (ret) {
846 ret = NETDEV_TX_OK;
847 goto out;
848 }
849 }
850
851 mapping = dma_map_single(kdev, skb->data, skb->len, DMA_TO_DEVICE);
852 if (dma_mapping_error(kdev, mapping)) {
853 netif_err(priv, tx_err, dev, "DMA map failed at %p (len=%d)\n",
854 skb->data, skb->len);
855 ret = NETDEV_TX_OK;
856 goto out;
857 }
858
859 /* Remember the SKB for future freeing */
860 cb = &ring->cbs[ring->curr_desc];
861 cb->skb = skb;
862 dma_unmap_addr_set(cb, dma_addr, mapping);
863 dma_unmap_len_set(cb, dma_len, skb->len);
864
865 /* Fetch a descriptor entry from our pool */
866 desc = ring->desc_cpu;
867
868 desc->addr_lo = lower_32_bits(mapping);
869 len_status = upper_32_bits(mapping) & DESC_ADDR_HI_MASK;
870 len_status |= (skb->len << DESC_LEN_SHIFT);
871 len_status |= (DESC_SOP | DESC_EOP | TX_STATUS_APP_CRC) <<
872 DESC_STATUS_SHIFT;
873 if (skb->ip_summed == CHECKSUM_PARTIAL)
874 len_status |= (DESC_L4_CSUM << DESC_STATUS_SHIFT);
875
876 ring->curr_desc++;
877 if (ring->curr_desc == ring->size)
878 ring->curr_desc = 0;
879 ring->desc_count--;
880
881 /* Ensure write completion of the descriptor status/length
882 * in DRAM before the System Port WRITE_PORT register latches
883 * the value
884 */
885 wmb();
886 desc->addr_status_len = len_status;
887 wmb();
888
889 /* Write this descriptor address to the RING write port */
890 tdma_port_write_desc_addr(priv, desc, ring->index);
891
892 /* Check ring space and update SW control flow */
893 if (ring->desc_count == 0)
894 netif_tx_stop_queue(txq);
895
896 netif_dbg(priv, tx_queued, dev, "ring=%d desc_count=%d, curr_desc=%d\n",
897 ring->index, ring->desc_count, ring->curr_desc);
898
899 ret = NETDEV_TX_OK;
900out:
901 spin_unlock(&ring->lock);
902 return ret;
903}
904
905static void bcm_sysport_tx_timeout(struct net_device *dev)
906{
907 netdev_warn(dev, "transmit timeout!\n");
908
909 dev->trans_start = jiffies;
910 dev->stats.tx_errors++;
911
912 netif_tx_wake_all_queues(dev);
913}
914
915/* phylib adjust link callback */
916static void bcm_sysport_adj_link(struct net_device *dev)
917{
918 struct bcm_sysport_priv *priv = netdev_priv(dev);
919 struct phy_device *phydev = priv->phydev;
920 unsigned int changed = 0;
921 u32 cmd_bits = 0, reg;
922
923 if (priv->old_link != phydev->link) {
924 changed = 1;
925 priv->old_link = phydev->link;
926 }
927
928 if (priv->old_duplex != phydev->duplex) {
929 changed = 1;
930 priv->old_duplex = phydev->duplex;
931 }
932
933 switch (phydev->speed) {
934 case SPEED_2500:
935 cmd_bits = CMD_SPEED_2500;
936 break;
937 case SPEED_1000:
938 cmd_bits = CMD_SPEED_1000;
939 break;
940 case SPEED_100:
941 cmd_bits = CMD_SPEED_100;
942 break;
943 case SPEED_10:
944 cmd_bits = CMD_SPEED_10;
945 break;
946 default:
947 break;
948 }
949 cmd_bits <<= CMD_SPEED_SHIFT;
950
951 if (phydev->duplex == DUPLEX_HALF)
952 cmd_bits |= CMD_HD_EN;
953
954 if (priv->old_pause != phydev->pause) {
955 changed = 1;
956 priv->old_pause = phydev->pause;
957 }
958
959 if (!phydev->pause)
960 cmd_bits |= CMD_RX_PAUSE_IGNORE | CMD_TX_PAUSE_IGNORE;
961
962 reg = umac_readl(priv, UMAC_CMD);
963 reg &= ~((CMD_SPEED_MASK << CMD_SPEED_SHIFT) |
964 CMD_HD_EN | CMD_RX_PAUSE_IGNORE |
965 CMD_TX_PAUSE_IGNORE);
966 reg |= cmd_bits;
967 umac_writel(priv, reg, UMAC_CMD);
968
969 if (changed)
970 phy_print_status(priv->phydev);
971}
972
973static int bcm_sysport_init_tx_ring(struct bcm_sysport_priv *priv,
974 unsigned int index)
975{
976 struct bcm_sysport_tx_ring *ring = &priv->tx_rings[index];
977 struct device *kdev = &priv->pdev->dev;
978 size_t size;
979 void *p;
980 u32 reg;
981
982 /* Simple descriptors partitioning for now */
983 size = 256;
984
985 /* We just need one DMA descriptor which is DMA-able, since writing to
986 * the port will allocate a new descriptor in its internal linked-list
987 */
988 p = dma_zalloc_coherent(kdev, 1, &ring->desc_dma, GFP_KERNEL);
989 if (!p) {
990 netif_err(priv, hw, priv->netdev, "DMA alloc failed\n");
991 return -ENOMEM;
992 }
993
994 ring->cbs = kzalloc(sizeof(struct bcm_sysport_cb) * size, GFP_KERNEL);
995 if (!ring->cbs) {
996 netif_err(priv, hw, priv->netdev, "CB allocation failed\n");
997 return -ENOMEM;
998 }
999
1000 /* Initialize SW view of the ring */
1001 spin_lock_init(&ring->lock);
1002 ring->priv = priv;
1003 netif_napi_add(priv->netdev, &ring->napi, bcm_sysport_tx_poll, 64);
1004 ring->index = index;
1005 ring->size = size;
1006 ring->alloc_size = ring->size;
1007 ring->desc_cpu = p;
1008 ring->desc_count = ring->size;
1009 ring->curr_desc = 0;
1010
1011 /* Initialize HW ring */
1012 tdma_writel(priv, RING_EN, TDMA_DESC_RING_HEAD_TAIL_PTR(index));
1013 tdma_writel(priv, 0, TDMA_DESC_RING_COUNT(index));
1014 tdma_writel(priv, 1, TDMA_DESC_RING_INTR_CONTROL(index));
1015 tdma_writel(priv, 0, TDMA_DESC_RING_PROD_CONS_INDEX(index));
1016 tdma_writel(priv, RING_IGNORE_STATUS, TDMA_DESC_RING_MAPPING(index));
1017 tdma_writel(priv, 0, TDMA_DESC_RING_PCP_DEI_VID(index));
1018
1019 /* Program the number of descriptors as MAX_THRESHOLD and half of
1020 * its size for the hysteresis trigger
1021 */
1022 tdma_writel(priv, ring->size |
1023 1 << RING_HYST_THRESH_SHIFT,
1024 TDMA_DESC_RING_MAX_HYST(index));
1025
1026 /* Enable the ring queue in the arbiter */
1027 reg = tdma_readl(priv, TDMA_TIER1_ARB_0_QUEUE_EN);
1028 reg |= (1 << index);
1029 tdma_writel(priv, reg, TDMA_TIER1_ARB_0_QUEUE_EN);
1030
1031 napi_enable(&ring->napi);
1032
1033 netif_dbg(priv, hw, priv->netdev,
1034 "TDMA cfg, size=%d, desc_cpu=%p\n",
1035 ring->size, ring->desc_cpu);
1036
1037 return 0;
1038}
1039
1040static void bcm_sysport_fini_tx_ring(struct bcm_sysport_priv *priv,
1041 unsigned int index)
1042{
1043 struct bcm_sysport_tx_ring *ring = &priv->tx_rings[index];
1044 struct device *kdev = &priv->pdev->dev;
1045 u32 reg;
1046
1047 /* Caller should stop the TDMA engine */
1048 reg = tdma_readl(priv, TDMA_STATUS);
1049 if (!(reg & TDMA_DISABLED))
1050 netdev_warn(priv->netdev, "TDMA not stopped!\n");
1051
1052 napi_disable(&ring->napi);
1053 netif_napi_del(&ring->napi);
1054
1055 bcm_sysport_tx_reclaim(priv, ring);
1056
1057 kfree(ring->cbs);
1058 ring->cbs = NULL;
1059
1060 if (ring->desc_dma) {
1061 dma_free_coherent(kdev, 1, ring->desc_cpu, ring->desc_dma);
1062 ring->desc_dma = 0;
1063 }
1064 ring->size = 0;
1065 ring->alloc_size = 0;
1066
1067 netif_dbg(priv, hw, priv->netdev, "TDMA fini done\n");
1068}
1069
1070/* RDMA helper */
1071static inline int rdma_enable_set(struct bcm_sysport_priv *priv,
1072 unsigned int enable)
1073{
1074 unsigned int timeout = 1000;
1075 u32 reg;
1076
1077 reg = rdma_readl(priv, RDMA_CONTROL);
1078 if (enable)
1079 reg |= RDMA_EN;
1080 else
1081 reg &= ~RDMA_EN;
1082 rdma_writel(priv, reg, RDMA_CONTROL);
1083
1084 /* Poll for RMDA disabling completion */
1085 do {
1086 reg = rdma_readl(priv, RDMA_STATUS);
1087 if (!!(reg & RDMA_DISABLED) == !enable)
1088 return 0;
1089 usleep_range(1000, 2000);
1090 } while (timeout-- > 0);
1091
1092 netdev_err(priv->netdev, "timeout waiting for RDMA to finish\n");
1093
1094 return -ETIMEDOUT;
1095}
1096
1097/* TDMA helper */
1098static inline int tdma_enable_set(struct bcm_sysport_priv *priv,
1099 unsigned int enable)
1100{
1101 unsigned int timeout = 1000;
1102 u32 reg;
1103
1104 reg = tdma_readl(priv, TDMA_CONTROL);
1105 if (enable)
1106 reg |= TDMA_EN;
1107 else
1108 reg &= ~TDMA_EN;
1109 tdma_writel(priv, reg, TDMA_CONTROL);
1110
1111 /* Poll for TMDA disabling completion */
1112 do {
1113 reg = tdma_readl(priv, TDMA_STATUS);
1114 if (!!(reg & TDMA_DISABLED) == !enable)
1115 return 0;
1116
1117 usleep_range(1000, 2000);
1118 } while (timeout-- > 0);
1119
1120 netdev_err(priv->netdev, "timeout waiting for TDMA to finish\n");
1121
1122 return -ETIMEDOUT;
1123}
1124
1125static int bcm_sysport_init_rx_ring(struct bcm_sysport_priv *priv)
1126{
1127 u32 reg;
1128 int ret;
1129
1130 /* Initialize SW view of the RX ring */
1131 priv->num_rx_bds = NUM_RX_DESC;
1132 priv->rx_bds = priv->base + SYS_PORT_RDMA_OFFSET;
1133 priv->rx_bd_assign_ptr = priv->rx_bds;
1134 priv->rx_bd_assign_index = 0;
1135 priv->rx_c_index = 0;
1136 priv->rx_read_ptr = 0;
1137 priv->rx_cbs = kzalloc(priv->num_rx_bds *
1138 sizeof(struct bcm_sysport_cb), GFP_KERNEL);
1139 if (!priv->rx_cbs) {
1140 netif_err(priv, hw, priv->netdev, "CB allocation failed\n");
1141 return -ENOMEM;
1142 }
1143
1144 ret = bcm_sysport_alloc_rx_bufs(priv);
1145 if (ret) {
1146 netif_err(priv, hw, priv->netdev, "SKB allocation failed\n");
1147 return ret;
1148 }
1149
1150 /* Initialize HW, ensure RDMA is disabled */
1151 reg = rdma_readl(priv, RDMA_STATUS);
1152 if (!(reg & RDMA_DISABLED))
1153 rdma_enable_set(priv, 0);
1154
1155 rdma_writel(priv, 0, RDMA_WRITE_PTR_LO);
1156 rdma_writel(priv, 0, RDMA_WRITE_PTR_HI);
1157 rdma_writel(priv, 0, RDMA_PROD_INDEX);
1158 rdma_writel(priv, 0, RDMA_CONS_INDEX);
1159 rdma_writel(priv, priv->num_rx_bds << RDMA_RING_SIZE_SHIFT |
1160 RX_BUF_LENGTH, RDMA_RING_BUF_SIZE);
1161 /* Operate the queue in ring mode */
1162 rdma_writel(priv, 0, RDMA_START_ADDR_HI);
1163 rdma_writel(priv, 0, RDMA_START_ADDR_LO);
1164 rdma_writel(priv, 0, RDMA_END_ADDR_HI);
1165 rdma_writel(priv, NUM_HW_RX_DESC_WORDS - 1, RDMA_END_ADDR_LO);
1166
1167 rdma_writel(priv, 1, RDMA_MBDONE_INTR);
1168
1169 netif_dbg(priv, hw, priv->netdev,
1170 "RDMA cfg, num_rx_bds=%d, rx_bds=%p\n",
1171 priv->num_rx_bds, priv->rx_bds);
1172
1173 return 0;
1174}
1175
1176static void bcm_sysport_fini_rx_ring(struct bcm_sysport_priv *priv)
1177{
1178 struct bcm_sysport_cb *cb;
1179 unsigned int i;
1180 u32 reg;
1181
1182 /* Caller should ensure RDMA is disabled */
1183 reg = rdma_readl(priv, RDMA_STATUS);
1184 if (!(reg & RDMA_DISABLED))
1185 netdev_warn(priv->netdev, "RDMA not stopped!\n");
1186
1187 for (i = 0; i < priv->num_rx_bds; i++) {
1188 cb = &priv->rx_cbs[i];
1189 if (dma_unmap_addr(cb, dma_addr))
1190 dma_unmap_single(&priv->pdev->dev,
1191 dma_unmap_addr(cb, dma_addr),
1192 RX_BUF_LENGTH, DMA_FROM_DEVICE);
1193 bcm_sysport_free_cb(cb);
1194 }
1195
1196 kfree(priv->rx_cbs);
1197 priv->rx_cbs = NULL;
1198
1199 netif_dbg(priv, hw, priv->netdev, "RDMA fini done\n");
1200}
1201
1202static void bcm_sysport_set_rx_mode(struct net_device *dev)
1203{
1204 struct bcm_sysport_priv *priv = netdev_priv(dev);
1205 u32 reg;
1206
1207 reg = umac_readl(priv, UMAC_CMD);
1208 if (dev->flags & IFF_PROMISC)
1209 reg |= CMD_PROMISC;
1210 else
1211 reg &= ~CMD_PROMISC;
1212 umac_writel(priv, reg, UMAC_CMD);
1213
1214 /* No support for ALLMULTI */
1215 if (dev->flags & IFF_ALLMULTI)
1216 return;
1217}
1218
1219static inline void umac_enable_set(struct bcm_sysport_priv *priv,
1220 unsigned int enable)
1221{
1222 u32 reg;
1223
1224 reg = umac_readl(priv, UMAC_CMD);
1225 if (enable)
1226 reg |= CMD_RX_EN | CMD_TX_EN;
1227 else
1228 reg &= ~(CMD_RX_EN | CMD_TX_EN);
1229 umac_writel(priv, reg, UMAC_CMD);
1230}
1231
1232static inline int umac_reset(struct bcm_sysport_priv *priv)
1233{
1234 unsigned int timeout = 0;
1235 u32 reg;
1236 int ret = 0;
1237
1238 umac_writel(priv, 0, UMAC_CMD);
1239 while (timeout++ < 1000) {
1240 reg = umac_readl(priv, UMAC_CMD);
1241 if (!(reg & CMD_SW_RESET))
1242 break;
1243
1244 udelay(1);
1245 }
1246
1247 if (timeout == 1000) {
1248 dev_err(&priv->pdev->dev,
1249 "timeout waiting for MAC to come out of reset\n");
1250 ret = -ETIMEDOUT;
1251 }
1252
1253 return ret;
1254}
1255
1256static void umac_set_hw_addr(struct bcm_sysport_priv *priv,
1257 unsigned char *addr)
1258{
1259 umac_writel(priv, (addr[0] << 24) | (addr[1] << 16) |
1260 (addr[2] << 8) | addr[3], UMAC_MAC0);
1261 umac_writel(priv, (addr[4] << 8) | addr[5], UMAC_MAC1);
1262}
1263
1264static void topctrl_flush(struct bcm_sysport_priv *priv)
1265{
1266 topctrl_writel(priv, RX_FLUSH, RX_FLUSH_CNTL);
1267 topctrl_writel(priv, TX_FLUSH, TX_FLUSH_CNTL);
1268 mdelay(1);
1269 topctrl_writel(priv, 0, RX_FLUSH_CNTL);
1270 topctrl_writel(priv, 0, TX_FLUSH_CNTL);
1271}
1272
1273static int bcm_sysport_open(struct net_device *dev)
1274{
1275 struct bcm_sysport_priv *priv = netdev_priv(dev);
1276 unsigned int i;
1277 u32 reg;
1278 int ret;
1279
1280 /* Reset UniMAC */
1281 ret = umac_reset(priv);
1282 if (ret) {
1283 netdev_err(dev, "UniMAC reset failed\n");
1284 return ret;
1285 }
1286
1287 /* Flush TX and RX FIFOs at TOPCTRL level */
1288 topctrl_flush(priv);
1289
1290 /* Disable the UniMAC RX/TX */
1291 umac_enable_set(priv, 0);
1292
1293 /* Enable RBUF 2bytes alignment and Receive Status Block */
1294 reg = rbuf_readl(priv, RBUF_CONTROL);
1295 reg |= RBUF_4B_ALGN | RBUF_RSB_EN;
1296 rbuf_writel(priv, reg, RBUF_CONTROL);
1297
1298 /* Set maximum frame length */
1299 umac_writel(priv, UMAC_MAX_MTU_SIZE, UMAC_MAX_FRAME_LEN);
1300
1301 /* Set MAC address */
1302 umac_set_hw_addr(priv, dev->dev_addr);
1303
1304 /* Read CRC forward */
1305 priv->crc_fwd = !!(umac_readl(priv, UMAC_CMD) & CMD_CRC_FWD);
1306
1307 priv->phydev = of_phy_connect_fixed_link(dev, bcm_sysport_adj_link,
1308 priv->phy_interface);
1309 if (!priv->phydev) {
1310 netdev_err(dev, "could not attach to PHY\n");
1311 return -ENODEV;
1312 }
1313
1314 /* Reset house keeping link status */
1315 priv->old_duplex = -1;
1316 priv->old_link = -1;
1317 priv->old_pause = -1;
1318
1319 /* mask all interrupts and request them */
1320 intrl2_0_writel(priv, 0xffffffff, INTRL2_CPU_MASK_SET);
1321 intrl2_0_writel(priv, 0xffffffff, INTRL2_CPU_CLEAR);
1322 intrl2_0_writel(priv, 0, INTRL2_CPU_MASK_CLEAR);
1323 intrl2_1_writel(priv, 0xffffffff, INTRL2_CPU_MASK_SET);
1324 intrl2_1_writel(priv, 0xffffffff, INTRL2_CPU_CLEAR);
1325 intrl2_1_writel(priv, 0, INTRL2_CPU_MASK_CLEAR);
1326
1327 ret = request_irq(priv->irq0, bcm_sysport_rx_isr, 0, dev->name, dev);
1328 if (ret) {
1329 netdev_err(dev, "failed to request RX interrupt\n");
1330 goto out_phy_disconnect;
1331 }
1332
1333 ret = request_irq(priv->irq1, bcm_sysport_tx_isr, 0, dev->name, dev);
1334 if (ret) {
1335 netdev_err(dev, "failed to request TX interrupt\n");
1336 goto out_free_irq0;
1337 }
1338
1339 /* Initialize both hardware and software ring */
1340 for (i = 0; i < dev->num_tx_queues; i++) {
1341 ret = bcm_sysport_init_tx_ring(priv, i);
1342 if (ret) {
1343 netdev_err(dev, "failed to initialize TX ring %d\n",
1344 i);
1345 goto out_free_tx_ring;
1346 }
1347 }
1348
1349 /* Initialize linked-list */
1350 tdma_writel(priv, TDMA_LL_RAM_INIT_BUSY, TDMA_STATUS);
1351
1352 /* Initialize RX ring */
1353 ret = bcm_sysport_init_rx_ring(priv);
1354 if (ret) {
1355 netdev_err(dev, "failed to initialize RX ring\n");
1356 goto out_free_rx_ring;
1357 }
1358
1359 /* Turn on RDMA */
1360 ret = rdma_enable_set(priv, 1);
1361 if (ret)
1362 goto out_free_rx_ring;
1363
1364 /* Enable RX interrupt and TX ring full interrupt */
1365 intrl2_0_mask_clear(priv, INTRL2_0_RDMA_MBDONE | INTRL2_0_TX_RING_FULL);
1366
1367 /* Turn on TDMA */
1368 ret = tdma_enable_set(priv, 1);
1369 if (ret)
1370 goto out_clear_rx_int;
1371
1372 /* Enable NAPI */
1373 napi_enable(&priv->napi);
1374
1375 /* Turn on UniMAC TX/RX */
1376 umac_enable_set(priv, 1);
1377
1378 phy_start(priv->phydev);
1379
1380 /* Enable TX interrupts for the 32 TXQs */
1381 intrl2_1_mask_clear(priv, 0xffffffff);
1382
1383 /* Last call before we start the real business */
1384 netif_tx_start_all_queues(dev);
1385
1386 return 0;
1387
1388out_clear_rx_int:
1389 intrl2_0_mask_set(priv, INTRL2_0_RDMA_MBDONE | INTRL2_0_TX_RING_FULL);
1390out_free_rx_ring:
1391 bcm_sysport_fini_rx_ring(priv);
1392out_free_tx_ring:
1393 for (i = 0; i < dev->num_tx_queues; i++)
1394 bcm_sysport_fini_tx_ring(priv, i);
1395 free_irq(priv->irq1, dev);
1396out_free_irq0:
1397 free_irq(priv->irq0, dev);
1398out_phy_disconnect:
1399 phy_disconnect(priv->phydev);
1400 return ret;
1401}
1402
1403static int bcm_sysport_stop(struct net_device *dev)
1404{
1405 struct bcm_sysport_priv *priv = netdev_priv(dev);
1406 unsigned int i;
1407 u32 reg;
1408 int ret;
1409
1410 /* stop all software from updating hardware */
1411 netif_tx_stop_all_queues(dev);
1412 napi_disable(&priv->napi);
1413 phy_stop(priv->phydev);
1414
1415 /* mask all interrupts */
1416 intrl2_0_mask_set(priv, 0xffffffff);
1417 intrl2_0_writel(priv, 0xffffffff, INTRL2_CPU_CLEAR);
1418 intrl2_1_mask_set(priv, 0xffffffff);
1419 intrl2_1_writel(priv, 0xffffffff, INTRL2_CPU_CLEAR);
1420
1421 /* Disable UniMAC RX */
1422 reg = umac_readl(priv, UMAC_CMD);
1423 reg &= ~CMD_RX_EN;
1424 umac_writel(priv, reg, UMAC_CMD);
1425
1426 ret = tdma_enable_set(priv, 0);
1427 if (ret) {
1428 netdev_err(dev, "timeout disabling RDMA\n");
1429 return ret;
1430 }
1431
1432 /* Wait for a maximum packet size to be drained */
1433 usleep_range(2000, 3000);
1434
1435 ret = rdma_enable_set(priv, 0);
1436 if (ret) {
1437 netdev_err(dev, "timeout disabling TDMA\n");
1438 return ret;
1439 }
1440
1441 /* Disable UniMAC TX */
1442 reg = umac_readl(priv, UMAC_CMD);
1443 reg &= ~CMD_TX_EN;
1444 umac_writel(priv, reg, UMAC_CMD);
1445
1446 /* Free RX/TX rings SW structures */
1447 for (i = 0; i < dev->num_tx_queues; i++)
1448 bcm_sysport_fini_tx_ring(priv, i);
1449 bcm_sysport_fini_rx_ring(priv);
1450
1451 free_irq(priv->irq0, dev);
1452 free_irq(priv->irq1, dev);
1453
1454 /* Disconnect from PHY */
1455 phy_disconnect(priv->phydev);
1456
1457 return 0;
1458}
1459
1460static struct ethtool_ops bcm_sysport_ethtool_ops = {
1461 .get_settings = bcm_sysport_get_settings,
1462 .set_settings = bcm_sysport_set_settings,
1463 .get_drvinfo = bcm_sysport_get_drvinfo,
1464 .get_msglevel = bcm_sysport_get_msglvl,
1465 .set_msglevel = bcm_sysport_set_msglvl,
1466 .get_link = ethtool_op_get_link,
1467 .get_strings = bcm_sysport_get_strings,
1468 .get_ethtool_stats = bcm_sysport_get_stats,
1469 .get_sset_count = bcm_sysport_get_sset_count,
1470};
1471
1472static const struct net_device_ops bcm_sysport_netdev_ops = {
1473 .ndo_start_xmit = bcm_sysport_xmit,
1474 .ndo_tx_timeout = bcm_sysport_tx_timeout,
1475 .ndo_open = bcm_sysport_open,
1476 .ndo_stop = bcm_sysport_stop,
1477 .ndo_set_features = bcm_sysport_set_features,
1478 .ndo_set_rx_mode = bcm_sysport_set_rx_mode,
1479};
1480
1481#define REV_FMT "v%2x.%02x"
1482
1483static int bcm_sysport_probe(struct platform_device *pdev)
1484{
1485 struct bcm_sysport_priv *priv;
1486 struct device_node *dn;
1487 struct net_device *dev;
1488 const void *macaddr;
1489 struct resource *r;
1490 u32 txq, rxq;
1491 int ret;
1492
1493 dn = pdev->dev.of_node;
1494 r = platform_get_resource(pdev, IORESOURCE_MEM, 0);
1495
1496 /* Read the Transmit/Receive Queue properties */
1497 if (of_property_read_u32(dn, "systemport,num-txq", &txq))
1498 txq = TDMA_NUM_RINGS;
1499 if (of_property_read_u32(dn, "systemport,num-rxq", &rxq))
1500 rxq = 1;
1501
1502 dev = alloc_etherdev_mqs(sizeof(*priv), txq, rxq);
1503 if (!dev)
1504 return -ENOMEM;
1505
1506 /* Initialize private members */
1507 priv = netdev_priv(dev);
1508
1509 priv->irq0 = platform_get_irq(pdev, 0);
1510 priv->irq1 = platform_get_irq(pdev, 1);
1511 if (priv->irq0 <= 0 || priv->irq1 <= 0) {
1512 dev_err(&pdev->dev, "invalid interrupts\n");
1513 ret = -EINVAL;
1514 goto err;
1515 }
1516
1517 priv->base = devm_request_and_ioremap(&pdev->dev, r);
1518 if (!priv->base) {
1519 dev_err(&pdev->dev, "register remap failed\n");
1520 ret = -ENOMEM;
1521 goto err;
1522 }
1523
1524 priv->netdev = dev;
1525 priv->pdev = pdev;
1526
1527 priv->phy_interface = of_get_phy_mode(dn);
1528 /* Default to GMII interface mode */
1529 if (priv->phy_interface < 0)
1530 priv->phy_interface = PHY_INTERFACE_MODE_GMII;
1531
1532 /* Initialize netdevice members */
1533 macaddr = of_get_mac_address(dn);
1534 if (!macaddr || !is_valid_ether_addr(macaddr)) {
1535 dev_warn(&pdev->dev, "using random Ethernet MAC\n");
1536 random_ether_addr(dev->dev_addr);
1537 } else {
1538 ether_addr_copy(dev->dev_addr, macaddr);
1539 }
1540
1541 SET_NETDEV_DEV(dev, &pdev->dev);
1542 dev_set_drvdata(&pdev->dev, dev);
7ad24ea4 1543 dev->ethtool_ops = &bcm_sysport_ethtool_ops;
80105bef
FF		 1544 dev->netdev_ops = &bcm_sysport_netdev_ops;
1545 netif_napi_add(dev, &priv->napi, bcm_sysport_poll, 64);
1546
1547 /* HW supported features, none enabled by default */
1548 dev->hw_features |= NETIF_F_RXCSUM | NETIF_F_HIGHDMA |
1549 NETIF_F_IP_CSUM | NETIF_F_IPV6_CSUM;
1550
1551 /* Set the needed headroom once and for all */
1552 BUILD_BUG_ON(sizeof(struct tsb) != 8);
1553 dev->needed_headroom += sizeof(struct tsb);
1554
1555 /* We are interfaced to a switch which handles the multicast
1556 * filtering for us, so we do not support programming any
1557 * multicast hash table in this Ethernet MAC.
1558 */
1559 dev->flags &= ~IFF_MULTICAST;
1560
1561 ret = register_netdev(dev);
1562 if (ret) {
1563 dev_err(&pdev->dev, "failed to register net_device\n");
1564 goto err;
1565 }
1566
1567 priv->rev = topctrl_readl(priv, REV_CNTL) & REV_MASK;
1568 dev_info(&pdev->dev,
1569 "Broadcom SYSTEMPORT" REV_FMT
1570 " at 0x%p (irqs: %d, %d, TXQs: %d, RXQs: %d)\n",
1571 (priv->rev >> 8) & 0xff, priv->rev & 0xff,
1572 priv->base, priv->irq0, priv->irq1, txq, rxq);
1573
1574 return 0;
1575err:
1576 free_netdev(dev);
1577 return ret;
1578}
1579
1580static int bcm_sysport_remove(struct platform_device *pdev)
1581{
1582 struct net_device *dev = dev_get_drvdata(&pdev->dev);
1583
1584 /* Not much to do, ndo_close has been called
1585 * and we use managed allocations
1586 */
1587 unregister_netdev(dev);
1588 free_netdev(dev);
1589 dev_set_drvdata(&pdev->dev, NULL);
1590
1591 return 0;
1592}
1593
1594static const struct of_device_id bcm_sysport_of_match[] = {
1595 { .compatible = "brcm,systemport-v1.00" },
1596 { .compatible = "brcm,systemport" },
1597 { /* sentinel */ }
1598};
1599
1600static struct platform_driver bcm_sysport_driver = {
1601 .probe = bcm_sysport_probe,
1602 .remove = bcm_sysport_remove,
1603 .driver = {
1604 .name = "brcm-systemport",
1605 .owner = THIS_MODULE,
1606 .of_match_table = bcm_sysport_of_match,
1607 },
1608};
1609module_platform_driver(bcm_sysport_driver);
1610
1611MODULE_AUTHOR("Broadcom Corporation");
1612MODULE_DESCRIPTION("Broadcom System Port Ethernet MAC driver");
1613MODULE_ALIAS("platform:brcm-systemport");
1614MODULE_LICENSE("GPL");
Linux kernel - Deliverables
This page took 0.08504 seconds and 5 git commands to generate.