Commit | Line | Data |
---|---|---|
9f6c9258 DK |
1 | /* bnx2x_cmn.h: Broadcom Everest network driver. |
2 | * | |
247fa82b | 3 | * Copyright (c) 2007-2013 Broadcom Corporation |
9f6c9258 DK |
4 | * |
5 | * This program is free software; you can redistribute it and/or modify | |
6 | * it under the terms of the GNU General Public License as published by | |
7 | * the Free Software Foundation. | |
8 | * | |
9 | * Maintained by: Eilon Greenstein <eilong@broadcom.com> | |
10 | * Written by: Eliezer Tamir | |
11 | * Based on code from Michael Chan's bnx2 driver | |
12 | * UDP CSUM errata workaround by Arik Gendelman | |
13 | * Slowpath and fastpath rework by Vladislav Zolotarov | |
14 | * Statistics and Link management by Yitchak Gertner | |
15 | * | |
16 | */ | |
17 | #ifndef BNX2X_CMN_H | |
18 | #define BNX2X_CMN_H | |
19 | ||
20 | #include <linux/types.h> | |
619c5cb6 | 21 | #include <linux/pci.h> |
9f6c9258 | 22 | #include <linux/netdevice.h> |
614c76df | 23 | #include <linux/etherdevice.h> |
9f6c9258 | 24 | |
9f6c9258 | 25 | #include "bnx2x.h" |
6411280a | 26 | #include "bnx2x_sriov.h" |
9f6c9258 | 27 | |
619c5cb6 VZ |
28 | /* This is used as a replacement for an MCP if it's not present */ |
29 | extern int load_count[2][3]; /* per-path: 0-common, 1-port0, 2-port1 */ | |
30 | ||
d6214d7a | 31 | extern int num_queues; |
0e8d2ec5 | 32 | extern int int_mode; |
9f6c9258 | 33 | |
b3b83c3f DK |
34 | /************************ Macros ********************************/ |
35 | #define BNX2X_PCI_FREE(x, y, size) \ | |
36 | do { \ | |
37 | if (x) { \ | |
38 | dma_free_coherent(&bp->pdev->dev, size, (void *)x, y); \ | |
39 | x = NULL; \ | |
40 | y = 0; \ | |
41 | } \ | |
42 | } while (0) | |
43 | ||
44 | #define BNX2X_FREE(x) \ | |
45 | do { \ | |
46 | if (x) { \ | |
47 | kfree((void *)x); \ | |
48 | x = NULL; \ | |
49 | } \ | |
50 | } while (0) | |
51 | ||
6bf07b8e YM |
52 | #define BNX2X_PCI_ALLOC(x, y, size) \ |
53 | do { \ | |
ede23fa8 | 54 | x = dma_zalloc_coherent(&bp->pdev->dev, size, y, GFP_KERNEL); \ |
6bf07b8e YM |
55 | if (x == NULL) \ |
56 | goto alloc_mem_err; \ | |
57 | DP(NETIF_MSG_HW, "BNX2X_PCI_ALLOC: Physical %Lx Virtual %p\n", \ | |
58 | (unsigned long long)(*y), x); \ | |
59 | } while (0) | |
b3b83c3f | 60 | |
75b29459 DK |
61 | #define BNX2X_PCI_FALLOC(x, y, size) \ |
62 | do { \ | |
63 | x = dma_alloc_coherent(&bp->pdev->dev, size, y, GFP_KERNEL); \ | |
64 | if (x == NULL) \ | |
65 | goto alloc_mem_err; \ | |
66 | memset((void *)x, 0xFFFFFFFF, size); \ | |
67 | DP(NETIF_MSG_HW, "BNX2X_PCI_FALLOC: Physical %Lx Virtual %p\n",\ | |
68 | (unsigned long long)(*y), x); \ | |
69 | } while (0) | |
70 | ||
b3b83c3f DK |
71 | #define BNX2X_ALLOC(x, size) \ |
72 | do { \ | |
73 | x = kzalloc(size, GFP_KERNEL); \ | |
74 | if (x == NULL) \ | |
75 | goto alloc_mem_err; \ | |
76 | } while (0) | |
77 | ||
9f6c9258 DK |
78 | /*********************** Interfaces **************************** |
79 | * Functions that need to be implemented by each driver version | |
80 | */ | |
619c5cb6 VZ |
81 | /* Init */ |
82 | ||
83 | /** | |
84 | * bnx2x_send_unload_req - request unload mode from the MCP. | |
85 | * | |
86 | * @bp: driver handle | |
87 | * @unload_mode: requested function's unload mode | |
88 | * | |
89 | * Return unload mode returned by the MCP: COMMON, PORT or FUNC. | |
90 | */ | |
91 | u32 bnx2x_send_unload_req(struct bnx2x *bp, int unload_mode); | |
92 | ||
93 | /** | |
94 | * bnx2x_send_unload_done - send UNLOAD_DONE command to the MCP. | |
95 | * | |
96 | * @bp: driver handle | |
5d07d868 | 97 | * @keep_link: true iff link should be kept up |
619c5cb6 | 98 | */ |
5d07d868 | 99 | void bnx2x_send_unload_done(struct bnx2x *bp, bool keep_link); |
619c5cb6 VZ |
100 | |
101 | /** | |
96305234 | 102 | * bnx2x_config_rss_pf - configure RSS parameters in a PF. |
619c5cb6 VZ |
103 | * |
104 | * @bp: driver handle | |
49ce9c2c | 105 | * @rss_obj: RSS object to use |
619c5cb6 VZ |
106 | * @ind_table: indirection table to configure |
107 | * @config_hash: re-configure RSS hash keys configuration | |
108 | */ | |
96305234 | 109 | int bnx2x_config_rss_pf(struct bnx2x *bp, struct bnx2x_rss_config_obj *rss_obj, |
5d317c6a | 110 | bool config_hash); |
619c5cb6 VZ |
111 | |
112 | /** | |
113 | * bnx2x__init_func_obj - init function object | |
114 | * | |
115 | * @bp: driver handle | |
116 | * | |
117 | * Initializes the Function Object with the appropriate | |
118 | * parameters which include a function slow path driver | |
119 | * interface. | |
120 | */ | |
121 | void bnx2x__init_func_obj(struct bnx2x *bp); | |
122 | ||
123 | /** | |
124 | * bnx2x_setup_queue - setup eth queue. | |
125 | * | |
126 | * @bp: driver handle | |
127 | * @fp: pointer to the fastpath structure | |
128 | * @leading: boolean | |
129 | * | |
130 | */ | |
131 | int bnx2x_setup_queue(struct bnx2x *bp, struct bnx2x_fastpath *fp, | |
132 | bool leading); | |
133 | ||
134 | /** | |
135 | * bnx2x_setup_leading - bring up a leading eth queue. | |
136 | * | |
137 | * @bp: driver handle | |
138 | */ | |
139 | int bnx2x_setup_leading(struct bnx2x *bp); | |
140 | ||
141 | /** | |
142 | * bnx2x_fw_command - send the MCP a request | |
143 | * | |
144 | * @bp: driver handle | |
145 | * @command: request | |
146 | * @param: request's parameter | |
147 | * | |
148 | * block until there is a reply | |
149 | */ | |
150 | u32 bnx2x_fw_command(struct bnx2x *bp, u32 command, u32 param); | |
9f6c9258 DK |
151 | |
152 | /** | |
e8920674 | 153 | * bnx2x_initial_phy_init - initialize link parameters structure variables. |
9f6c9258 | 154 | * |
e8920674 DK |
155 | * @bp: driver handle |
156 | * @load_mode: current mode | |
9f6c9258 | 157 | */ |
cd1dfce2 | 158 | int bnx2x_initial_phy_init(struct bnx2x *bp, int load_mode); |
9f6c9258 DK |
159 | |
160 | /** | |
e8920674 | 161 | * bnx2x_link_set - configure hw according to link parameters structure. |
9f6c9258 | 162 | * |
e8920674 | 163 | * @bp: driver handle |
9f6c9258 DK |
164 | */ |
165 | void bnx2x_link_set(struct bnx2x *bp); | |
166 | ||
5d07d868 YM |
167 | /** |
168 | * bnx2x_force_link_reset - Forces link reset, and put the PHY | |
169 | * in reset as well. | |
170 | * | |
171 | * @bp: driver handle | |
172 | */ | |
173 | void bnx2x_force_link_reset(struct bnx2x *bp); | |
174 | ||
9f6c9258 | 175 | /** |
e8920674 | 176 | * bnx2x_link_test - query link status. |
9f6c9258 | 177 | * |
e8920674 DK |
178 | * @bp: driver handle |
179 | * @is_serdes: bool | |
9f6c9258 | 180 | * |
e8920674 | 181 | * Returns 0 if link is UP. |
9f6c9258 | 182 | */ |
a22f0788 | 183 | u8 bnx2x_link_test(struct bnx2x *bp, u8 is_serdes); |
9f6c9258 | 184 | |
619c5cb6 VZ |
185 | /** |
186 | * bnx2x_drv_pulse - write driver pulse to shmem | |
187 | * | |
188 | * @bp: driver handle | |
189 | * | |
190 | * writes the value in bp->fw_drv_pulse_wr_seq to drv_pulse mbox | |
191 | * in the shmem. | |
192 | */ | |
193 | void bnx2x_drv_pulse(struct bnx2x *bp); | |
194 | ||
195 | /** | |
196 | * bnx2x_igu_ack_sb - update IGU with current SB value | |
197 | * | |
198 | * @bp: driver handle | |
199 | * @igu_sb_id: SB id | |
200 | * @segment: SB segment | |
201 | * @index: SB index | |
202 | * @op: SB operation | |
203 | * @update: is HW update required | |
204 | */ | |
205 | void bnx2x_igu_ack_sb(struct bnx2x *bp, u8 igu_sb_id, u8 segment, | |
206 | u16 index, u8 op, u8 update); | |
207 | ||
c9ee9206 VZ |
208 | /* Disable transactions from chip to host */ |
209 | void bnx2x_pf_disable(struct bnx2x *bp); | |
07ba6af4 | 210 | int bnx2x_pretend_func(struct bnx2x *bp, u16 pretend_func_val); |
c9ee9206 | 211 | |
9f6c9258 | 212 | /** |
e8920674 | 213 | * bnx2x__link_status_update - handles link status change. |
9f6c9258 | 214 | * |
e8920674 | 215 | * @bp: driver handle |
9f6c9258 DK |
216 | */ |
217 | void bnx2x__link_status_update(struct bnx2x *bp); | |
218 | ||
f85582f8 | 219 | /** |
e8920674 | 220 | * bnx2x_link_report - report link status to upper layer. |
f85582f8 | 221 | * |
e8920674 | 222 | * @bp: driver handle |
f85582f8 DK |
223 | */ |
224 | void bnx2x_link_report(struct bnx2x *bp); | |
225 | ||
2ae17f66 VZ |
226 | /* None-atomic version of bnx2x_link_report() */ |
227 | void __bnx2x_link_report(struct bnx2x *bp); | |
228 | ||
0793f83f | 229 | /** |
e8920674 | 230 | * bnx2x_get_mf_speed - calculate MF speed. |
0793f83f | 231 | * |
e8920674 | 232 | * @bp: driver handle |
0793f83f | 233 | * |
e8920674 | 234 | * Takes into account current linespeed and MF configuration. |
0793f83f DK |
235 | */ |
236 | u16 bnx2x_get_mf_speed(struct bnx2x *bp); | |
237 | ||
9f6c9258 | 238 | /** |
e8920674 | 239 | * bnx2x_msix_sp_int - MSI-X slowpath interrupt handler |
9f6c9258 | 240 | * |
e8920674 DK |
241 | * @irq: irq number |
242 | * @dev_instance: private instance | |
9f6c9258 DK |
243 | */ |
244 | irqreturn_t bnx2x_msix_sp_int(int irq, void *dev_instance); | |
245 | ||
246 | /** | |
e8920674 | 247 | * bnx2x_interrupt - non MSI-X interrupt handler |
9f6c9258 | 248 | * |
e8920674 DK |
249 | * @irq: irq number |
250 | * @dev_instance: private instance | |
9f6c9258 DK |
251 | */ |
252 | irqreturn_t bnx2x_interrupt(int irq, void *dev_instance); | |
9f6c9258 DK |
253 | |
254 | /** | |
e8920674 | 255 | * bnx2x_cnic_notify - send command to cnic driver |
9f6c9258 | 256 | * |
e8920674 DK |
257 | * @bp: driver handle |
258 | * @cmd: command | |
9f6c9258 DK |
259 | */ |
260 | int bnx2x_cnic_notify(struct bnx2x *bp, int cmd); | |
261 | ||
262 | /** | |
e8920674 | 263 | * bnx2x_setup_cnic_irq_info - provides cnic with IRQ information |
9f6c9258 | 264 | * |
e8920674 | 265 | * @bp: driver handle |
9f6c9258 DK |
266 | */ |
267 | void bnx2x_setup_cnic_irq_info(struct bnx2x *bp); | |
37ae41a9 MS |
268 | |
269 | /** | |
270 | * bnx2x_setup_cnic_info - provides cnic with updated info | |
271 | * | |
272 | * @bp: driver handle | |
273 | */ | |
274 | void bnx2x_setup_cnic_info(struct bnx2x *bp); | |
275 | ||
9f6c9258 | 276 | /** |
e8920674 | 277 | * bnx2x_int_enable - enable HW interrupts. |
9f6c9258 | 278 | * |
e8920674 | 279 | * @bp: driver handle |
9f6c9258 DK |
280 | */ |
281 | void bnx2x_int_enable(struct bnx2x *bp); | |
282 | ||
283 | /** | |
e8920674 DK |
284 | * bnx2x_int_disable_sync - disable interrupts. |
285 | * | |
286 | * @bp: driver handle | |
287 | * @disable_hw: true, disable HW interrupts. | |
9f6c9258 | 288 | * |
e8920674 DK |
289 | * This function ensures that there are no |
290 | * ISRs or SP DPCs (sp_task) are running after it returns. | |
9f6c9258 DK |
291 | */ |
292 | void bnx2x_int_disable_sync(struct bnx2x *bp, int disable_hw); | |
293 | ||
9f6c9258 | 294 | /** |
55c11941 | 295 | * bnx2x_nic_init_cnic - init driver internals for cnic. |
e8920674 DK |
296 | * |
297 | * @bp: driver handle | |
298 | * @load_code: COMMON, PORT or FUNCTION | |
299 | * | |
300 | * Initializes: | |
9f6c9258 DK |
301 | * - rings |
302 | * - status blocks | |
303 | * - etc. | |
9f6c9258 | 304 | */ |
55c11941 | 305 | void bnx2x_nic_init_cnic(struct bnx2x *bp); |
9f6c9258 | 306 | |
55c11941 | 307 | /** |
ecf01c22 | 308 | * bnx2x_preirq_nic_init - init driver internals. |
55c11941 MS |
309 | * |
310 | * @bp: driver handle | |
311 | * | |
312 | * Initializes: | |
ecf01c22 YM |
313 | * - fastpath object |
314 | * - fastpath rings | |
315 | * etc. | |
316 | */ | |
317 | void bnx2x_pre_irq_nic_init(struct bnx2x *bp); | |
318 | ||
319 | /** | |
320 | * bnx2x_postirq_nic_init - init driver internals. | |
321 | * | |
322 | * @bp: driver handle | |
323 | * @load_code: COMMON, PORT or FUNCTION | |
324 | * | |
325 | * Initializes: | |
55c11941 | 326 | * - status blocks |
ecf01c22 | 327 | * - slowpath rings |
55c11941 MS |
328 | * - etc. |
329 | */ | |
ecf01c22 | 330 | void bnx2x_post_irq_nic_init(struct bnx2x *bp, u32 load_code); |
55c11941 MS |
331 | /** |
332 | * bnx2x_alloc_mem_cnic - allocate driver's memory for cnic. | |
333 | * | |
334 | * @bp: driver handle | |
335 | */ | |
336 | int bnx2x_alloc_mem_cnic(struct bnx2x *bp); | |
9f6c9258 | 337 | /** |
e8920674 | 338 | * bnx2x_alloc_mem - allocate driver's memory. |
9f6c9258 | 339 | * |
e8920674 | 340 | * @bp: driver handle |
9f6c9258 DK |
341 | */ |
342 | int bnx2x_alloc_mem(struct bnx2x *bp); | |
343 | ||
55c11941 MS |
344 | /** |
345 | * bnx2x_free_mem_cnic - release driver's memory for cnic. | |
346 | * | |
347 | * @bp: driver handle | |
348 | */ | |
349 | void bnx2x_free_mem_cnic(struct bnx2x *bp); | |
9f6c9258 | 350 | /** |
e8920674 | 351 | * bnx2x_free_mem - release driver's memory. |
9f6c9258 | 352 | * |
e8920674 | 353 | * @bp: driver handle |
9f6c9258 DK |
354 | */ |
355 | void bnx2x_free_mem(struct bnx2x *bp); | |
356 | ||
9f6c9258 | 357 | /** |
e8920674 | 358 | * bnx2x_set_num_queues - set number of queues according to mode. |
9f6c9258 | 359 | * |
e8920674 | 360 | * @bp: driver handle |
9f6c9258 | 361 | */ |
d6214d7a | 362 | void bnx2x_set_num_queues(struct bnx2x *bp); |
9f6c9258 DK |
363 | |
364 | /** | |
e8920674 DK |
365 | * bnx2x_chip_cleanup - cleanup chip internals. |
366 | * | |
367 | * @bp: driver handle | |
368 | * @unload_mode: COMMON, PORT, FUNCTION | |
5d07d868 | 369 | * @keep_link: true iff link should be kept up. |
e8920674 | 370 | * |
9f6c9258 | 371 | * - Cleanup MAC configuration. |
e8920674 | 372 | * - Closes clients. |
9f6c9258 | 373 | * - etc. |
9f6c9258 | 374 | */ |
5d07d868 | 375 | void bnx2x_chip_cleanup(struct bnx2x *bp, int unload_mode, bool keep_link); |
9f6c9258 DK |
376 | |
377 | /** | |
e8920674 | 378 | * bnx2x_acquire_hw_lock - acquire HW lock. |
9f6c9258 | 379 | * |
e8920674 DK |
380 | * @bp: driver handle |
381 | * @resource: resource bit which was locked | |
9f6c9258 DK |
382 | */ |
383 | int bnx2x_acquire_hw_lock(struct bnx2x *bp, u32 resource); | |
384 | ||
385 | /** | |
e8920674 | 386 | * bnx2x_release_hw_lock - release HW lock. |
9f6c9258 | 387 | * |
e8920674 DK |
388 | * @bp: driver handle |
389 | * @resource: resource bit which was locked | |
9f6c9258 DK |
390 | */ |
391 | int bnx2x_release_hw_lock(struct bnx2x *bp, u32 resource); | |
392 | ||
c9ee9206 VZ |
393 | /** |
394 | * bnx2x_release_leader_lock - release recovery leader lock | |
395 | * | |
396 | * @bp: driver handle | |
397 | */ | |
398 | int bnx2x_release_leader_lock(struct bnx2x *bp); | |
399 | ||
9f6c9258 | 400 | /** |
e8920674 DK |
401 | * bnx2x_set_eth_mac - configure eth MAC address in the HW |
402 | * | |
403 | * @bp: driver handle | |
404 | * @set: set or clear | |
9f6c9258 | 405 | * |
e8920674 | 406 | * Configures according to the value in netdev->dev_addr. |
9f6c9258 | 407 | */ |
619c5cb6 | 408 | int bnx2x_set_eth_mac(struct bnx2x *bp, bool set); |
9f6c9258 | 409 | |
ec6ba945 | 410 | /** |
619c5cb6 | 411 | * bnx2x_set_rx_mode - set MAC filtering configurations. |
ec6ba945 | 412 | * |
619c5cb6 | 413 | * @dev: netdevice |
ec6ba945 | 414 | * |
619c5cb6 VZ |
415 | * called with netif_tx_lock from dev_mcast.c |
416 | * If bp->state is OPEN, should be called with | |
417 | * netif_addr_lock_bh() | |
ec6ba945 | 418 | */ |
619c5cb6 | 419 | void bnx2x_set_rx_mode(struct net_device *dev); |
8b09be5f | 420 | void bnx2x_set_rx_mode_inner(struct bnx2x *bp); |
ec6ba945 VZ |
421 | |
422 | /** | |
619c5cb6 | 423 | * bnx2x_set_storm_rx_mode - configure MAC filtering rules in a FW. |
ec6ba945 | 424 | * |
e8920674 | 425 | * @bp: driver handle |
619c5cb6 VZ |
426 | * |
427 | * If bp->state is OPEN, should be called with | |
428 | * netif_addr_lock_bh(). | |
ec6ba945 | 429 | */ |
924d75ab | 430 | int bnx2x_set_storm_rx_mode(struct bnx2x *bp); |
ec6ba945 | 431 | |
9f6c9258 | 432 | /** |
619c5cb6 | 433 | * bnx2x_set_q_rx_mode - configures rx_mode for a single queue. |
9f6c9258 | 434 | * |
619c5cb6 VZ |
435 | * @bp: driver handle |
436 | * @cl_id: client id | |
437 | * @rx_mode_flags: rx mode configuration | |
438 | * @rx_accept_flags: rx accept configuration | |
439 | * @tx_accept_flags: tx accept configuration (tx switch) | |
440 | * @ramrod_flags: ramrod configuration | |
9f6c9258 | 441 | */ |
924d75ab YM |
442 | int bnx2x_set_q_rx_mode(struct bnx2x *bp, u8 cl_id, |
443 | unsigned long rx_mode_flags, | |
444 | unsigned long rx_accept_flags, | |
445 | unsigned long tx_accept_flags, | |
446 | unsigned long ramrod_flags); | |
9f6c9258 | 447 | |
9f6c9258 | 448 | /* Parity errors related */ |
889b9af3 AE |
449 | void bnx2x_set_pf_load(struct bnx2x *bp); |
450 | bool bnx2x_clear_pf_load(struct bnx2x *bp); | |
c9ee9206 VZ |
451 | bool bnx2x_chk_parity_attn(struct bnx2x *bp, bool *global, bool print); |
452 | bool bnx2x_reset_is_done(struct bnx2x *bp, int engine); | |
453 | void bnx2x_set_reset_in_progress(struct bnx2x *bp); | |
454 | void bnx2x_set_reset_global(struct bnx2x *bp); | |
9f6c9258 | 455 | void bnx2x_disable_close_the_gate(struct bnx2x *bp); |
55c11941 | 456 | int bnx2x_init_hw_func_cnic(struct bnx2x *bp); |
9f6c9258 | 457 | |
9f6c9258 | 458 | /** |
e8920674 | 459 | * bnx2x_sp_event - handle ramrods completion. |
9f6c9258 | 460 | * |
e8920674 DK |
461 | * @fp: fastpath handle for the event |
462 | * @rr_cqe: eth_rx_cqe | |
9f6c9258 | 463 | */ |
f85582f8 | 464 | void bnx2x_sp_event(struct bnx2x_fastpath *fp, union eth_rx_cqe *rr_cqe); |
9f6c9258 | 465 | |
523224a3 | 466 | /** |
e8920674 | 467 | * bnx2x_ilt_set_info - prepare ILT configurations. |
523224a3 | 468 | * |
e8920674 | 469 | * @bp: driver handle |
523224a3 DK |
470 | */ |
471 | void bnx2x_ilt_set_info(struct bnx2x *bp); | |
9f6c9258 | 472 | |
55c11941 MS |
473 | /** |
474 | * bnx2x_ilt_set_cnic_info - prepare ILT configurations for SRC | |
475 | * and TM. | |
476 | * | |
477 | * @bp: driver handle | |
478 | */ | |
479 | void bnx2x_ilt_set_info_cnic(struct bnx2x *bp); | |
480 | ||
e4901dde | 481 | /** |
e8920674 | 482 | * bnx2x_dcbx_init - initialize dcbx protocol. |
e4901dde | 483 | * |
e8920674 | 484 | * @bp: driver handle |
e4901dde | 485 | */ |
9876879f | 486 | void bnx2x_dcbx_init(struct bnx2x *bp, bool update_shmem); |
e4901dde | 487 | |
f85582f8 | 488 | /** |
e8920674 | 489 | * bnx2x_set_power_state - set power state to the requested value. |
f85582f8 | 490 | * |
e8920674 DK |
491 | * @bp: driver handle |
492 | * @state: required state D0 or D3hot | |
f85582f8 | 493 | * |
e8920674 | 494 | * Currently only D0 and D3hot are supported. |
f85582f8 DK |
495 | */ |
496 | int bnx2x_set_power_state(struct bnx2x *bp, pci_power_t state); | |
497 | ||
e3835b99 | 498 | /** |
e8920674 | 499 | * bnx2x_update_max_mf_config - update MAX part of MF configuration in HW. |
e3835b99 | 500 | * |
e8920674 DK |
501 | * @bp: driver handle |
502 | * @value: new value | |
e3835b99 DK |
503 | */ |
504 | void bnx2x_update_max_mf_config(struct bnx2x *bp, u32 value); | |
619c5cb6 | 505 | /* Error handling */ |
7a25cc73 DK |
506 | void bnx2x_fw_dump_lvl(struct bnx2x *bp, const char *lvl); |
507 | ||
f85582f8 | 508 | /* dev_close main block */ |
5d07d868 | 509 | int bnx2x_nic_unload(struct bnx2x *bp, int unload_mode, bool keep_link); |
f85582f8 DK |
510 | |
511 | /* dev_open main block */ | |
512 | int bnx2x_nic_load(struct bnx2x *bp, int load_mode); | |
513 | ||
514 | /* hard_xmit callback */ | |
515 | netdev_tx_t bnx2x_start_xmit(struct sk_buff *skb, struct net_device *dev); | |
516 | ||
6383c0b3 AE |
517 | /* setup_tc callback */ |
518 | int bnx2x_setup_tc(struct net_device *dev, u8 num_tc); | |
519 | ||
3ec9f9ca AE |
520 | int bnx2x_get_vf_config(struct net_device *dev, int vf, |
521 | struct ifla_vf_info *ivi); | |
abc5a021 | 522 | int bnx2x_set_vf_mac(struct net_device *dev, int queue, u8 *mac); |
3ec9f9ca | 523 | int bnx2x_set_vf_vlan(struct net_device *netdev, int vf, u16 vlan, u8 qos); |
abc5a021 | 524 | |
8307fa3e VZ |
525 | /* select_queue callback */ |
526 | u16 bnx2x_select_queue(struct net_device *dev, struct sk_buff *skb); | |
527 | ||
dc1ba591 AE |
528 | static inline void bnx2x_update_rx_prod(struct bnx2x *bp, |
529 | struct bnx2x_fastpath *fp, | |
530 | u16 bd_prod, u16 rx_comp_prod, | |
531 | u16 rx_sge_prod) | |
532 | { | |
533 | struct ustorm_eth_rx_producers rx_prods = {0}; | |
534 | u32 i; | |
535 | ||
536 | /* Update producers */ | |
537 | rx_prods.bd_prod = bd_prod; | |
538 | rx_prods.cqe_prod = rx_comp_prod; | |
539 | rx_prods.sge_prod = rx_sge_prod; | |
540 | ||
541 | /* Make sure that the BD and SGE data is updated before updating the | |
542 | * producers since FW might read the BD/SGE right after the producer | |
543 | * is updated. | |
544 | * This is only applicable for weak-ordered memory model archs such | |
545 | * as IA-64. The following barrier is also mandatory since FW will | |
546 | * assumes BDs must have buffers. | |
547 | */ | |
548 | wmb(); | |
549 | ||
550 | for (i = 0; i < sizeof(rx_prods)/4; i++) | |
551 | REG_WR(bp, fp->ustorm_rx_prods_offset + i*4, | |
552 | ((u32 *)&rx_prods)[i]); | |
553 | ||
554 | mmiowb(); /* keep prod updates ordered */ | |
555 | ||
556 | DP(NETIF_MSG_RX_STATUS, | |
557 | "queue[%d]: wrote bd_prod %u cqe_prod %u sge_prod %u\n", | |
558 | fp->index, bd_prod, rx_comp_prod, rx_sge_prod); | |
559 | } | |
560 | ||
a9fccec7 DK |
561 | /* reload helper */ |
562 | int bnx2x_reload_if_running(struct net_device *dev); | |
563 | ||
f85582f8 DK |
564 | int bnx2x_change_mac_addr(struct net_device *dev, void *p); |
565 | ||
566 | /* NAPI poll Rx part */ | |
567 | int bnx2x_rx_int(struct bnx2x_fastpath *fp, int budget); | |
568 | ||
569 | /* NAPI poll Tx part */ | |
6383c0b3 | 570 | int bnx2x_tx_int(struct bnx2x *bp, struct bnx2x_fp_txdata *txdata); |
f85582f8 DK |
571 | |
572 | /* suspend/resume callbacks */ | |
573 | int bnx2x_suspend(struct pci_dev *pdev, pm_message_t state); | |
574 | int bnx2x_resume(struct pci_dev *pdev); | |
575 | ||
576 | /* Release IRQ vectors */ | |
577 | void bnx2x_free_irq(struct bnx2x *bp); | |
578 | ||
55c11941 | 579 | void bnx2x_free_fp_mem_cnic(struct bnx2x *bp); |
b3b83c3f | 580 | void bnx2x_free_fp_mem(struct bnx2x *bp); |
55c11941 | 581 | int bnx2x_alloc_fp_mem_cnic(struct bnx2x *bp); |
b3b83c3f | 582 | int bnx2x_alloc_fp_mem(struct bnx2x *bp); |
f85582f8 | 583 | void bnx2x_init_rx_rings(struct bnx2x *bp); |
55c11941 MS |
584 | void bnx2x_init_rx_rings_cnic(struct bnx2x *bp); |
585 | void bnx2x_free_skbs_cnic(struct bnx2x *bp); | |
f85582f8 DK |
586 | void bnx2x_free_skbs(struct bnx2x *bp); |
587 | void bnx2x_netif_stop(struct bnx2x *bp, int disable_hw); | |
588 | void bnx2x_netif_start(struct bnx2x *bp); | |
55c11941 | 589 | int bnx2x_load_cnic(struct bnx2x *bp); |
f85582f8 | 590 | |
d6214d7a | 591 | /** |
e8920674 | 592 | * bnx2x_enable_msix - set msix configuration. |
d6214d7a | 593 | * |
e8920674 | 594 | * @bp: driver handle |
d6214d7a | 595 | * |
e8920674 DK |
596 | * fills msix_table, requests vectors, updates num_queues |
597 | * according to number of available vectors. | |
d6214d7a | 598 | */ |
0e8d2ec5 | 599 | int bnx2x_enable_msix(struct bnx2x *bp); |
d6214d7a DK |
600 | |
601 | /** | |
e8920674 | 602 | * bnx2x_enable_msi - request msi mode from OS, updated internals accordingly |
d6214d7a | 603 | * |
e8920674 | 604 | * @bp: driver handle |
d6214d7a DK |
605 | */ |
606 | int bnx2x_enable_msi(struct bnx2x *bp); | |
607 | ||
d6214d7a | 608 | /** |
e8920674 | 609 | * bnx2x_poll - NAPI callback |
d6214d7a | 610 | * |
e8920674 DK |
611 | * @napi: napi structure |
612 | * @budget: | |
d6214d7a | 613 | * |
d6214d7a DK |
614 | */ |
615 | int bnx2x_poll(struct napi_struct *napi, int budget); | |
f85582f8 | 616 | |
8f20aa57 DK |
617 | /** |
618 | * bnx2x_low_latency_recv - LL callback | |
619 | * | |
620 | * @napi: napi structure | |
621 | */ | |
622 | int bnx2x_low_latency_recv(struct napi_struct *napi); | |
623 | ||
f85582f8 | 624 | /** |
e8920674 | 625 | * bnx2x_alloc_mem_bp - allocate memories outsize main driver structure |
f85582f8 | 626 | * |
e8920674 | 627 | * @bp: driver handle |
f85582f8 | 628 | */ |
0329aba1 | 629 | int bnx2x_alloc_mem_bp(struct bnx2x *bp); |
e8920674 DK |
630 | |
631 | /** | |
632 | * bnx2x_free_mem_bp - release memories outsize main driver structure | |
633 | * | |
634 | * @bp: driver handle | |
635 | */ | |
f85582f8 DK |
636 | void bnx2x_free_mem_bp(struct bnx2x *bp); |
637 | ||
638 | /** | |
e8920674 | 639 | * bnx2x_change_mtu - change mtu netdev callback |
f85582f8 | 640 | * |
e8920674 DK |
641 | * @dev: net device |
642 | * @new_mtu: requested mtu | |
f85582f8 | 643 | * |
f85582f8 DK |
644 | */ |
645 | int bnx2x_change_mtu(struct net_device *dev, int new_mtu); | |
646 | ||
55c11941 | 647 | #ifdef NETDEV_FCOE_WWNN |
bf61ee14 VZ |
648 | /** |
649 | * bnx2x_fcoe_get_wwn - return the requested WWN value for this port | |
650 | * | |
651 | * @dev: net_device | |
652 | * @wwn: output buffer | |
653 | * @type: WWN type: NETDEV_FCOE_WWNN (node) or NETDEV_FCOE_WWPN (port) | |
654 | * | |
655 | */ | |
656 | int bnx2x_fcoe_get_wwn(struct net_device *dev, u64 *wwn, int type); | |
657 | #endif | |
621b4d66 | 658 | |
c8f44aff | 659 | netdev_features_t bnx2x_fix_features(struct net_device *dev, |
621b4d66 | 660 | netdev_features_t features); |
c8f44aff | 661 | int bnx2x_set_features(struct net_device *dev, netdev_features_t features); |
66371c44 | 662 | |
f85582f8 | 663 | /** |
e8920674 | 664 | * bnx2x_tx_timeout - tx timeout netdev callback |
f85582f8 | 665 | * |
e8920674 | 666 | * @dev: net device |
f85582f8 DK |
667 | */ |
668 | void bnx2x_tx_timeout(struct net_device *dev); | |
669 | ||
619c5cb6 VZ |
670 | /*********************** Inlines **********************************/ |
671 | /*********************** Fast path ********************************/ | |
9f6c9258 DK |
672 | static inline void bnx2x_update_fpsb_idx(struct bnx2x_fastpath *fp) |
673 | { | |
9f6c9258 | 674 | barrier(); /* status block is written to by the chip */ |
523224a3 | 675 | fp->fp_hc_idx = fp->sb_running_index[SM_RX_ID]; |
9f6c9258 DK |
676 | } |
677 | ||
f2e0899f DK |
678 | static inline void bnx2x_igu_ack_sb_gen(struct bnx2x *bp, u8 igu_sb_id, |
679 | u8 segment, u16 index, u8 op, | |
680 | u8 update, u32 igu_addr) | |
681 | { | |
682 | struct igu_regular cmd_data = {0}; | |
683 | ||
684 | cmd_data.sb_id_and_flags = | |
685 | ((index << IGU_REGULAR_SB_INDEX_SHIFT) | | |
686 | (segment << IGU_REGULAR_SEGMENT_ACCESS_SHIFT) | | |
687 | (update << IGU_REGULAR_BUPDATE_SHIFT) | | |
688 | (op << IGU_REGULAR_ENABLE_INT_SHIFT)); | |
689 | ||
51c1a580 | 690 | DP(NETIF_MSG_INTR, "write 0x%08x to IGU addr 0x%x\n", |
f2e0899f DK |
691 | cmd_data.sb_id_and_flags, igu_addr); |
692 | REG_WR(bp, igu_addr, cmd_data.sb_id_and_flags); | |
693 | ||
694 | /* Make sure that ACK is written */ | |
695 | mmiowb(); | |
696 | barrier(); | |
697 | } | |
698 | ||
f2e0899f DK |
699 | static inline void bnx2x_hc_ack_sb(struct bnx2x *bp, u8 sb_id, |
700 | u8 storm, u16 index, u8 op, u8 update) | |
9f6c9258 DK |
701 | { |
702 | u32 hc_addr = (HC_REG_COMMAND_REG + BP_PORT(bp)*32 + | |
703 | COMMAND_REG_INT_ACK); | |
704 | struct igu_ack_register igu_ack; | |
705 | ||
706 | igu_ack.status_block_index = index; | |
707 | igu_ack.sb_id_and_flags = | |
708 | ((sb_id << IGU_ACK_REGISTER_STATUS_BLOCK_ID_SHIFT) | | |
709 | (storm << IGU_ACK_REGISTER_STORM_ID_SHIFT) | | |
710 | (update << IGU_ACK_REGISTER_UPDATE_INDEX_SHIFT) | | |
711 | (op << IGU_ACK_REGISTER_INTERRUPT_MODE_SHIFT)); | |
712 | ||
9f6c9258 DK |
713 | REG_WR(bp, hc_addr, (*(u32 *)&igu_ack)); |
714 | ||
715 | /* Make sure that ACK is written */ | |
716 | mmiowb(); | |
717 | barrier(); | |
718 | } | |
f2e0899f | 719 | |
f2e0899f DK |
720 | static inline void bnx2x_ack_sb(struct bnx2x *bp, u8 igu_sb_id, u8 storm, |
721 | u16 index, u8 op, u8 update) | |
722 | { | |
723 | if (bp->common.int_block == INT_BLOCK_HC) | |
724 | bnx2x_hc_ack_sb(bp, igu_sb_id, storm, index, op, update); | |
725 | else { | |
726 | u8 segment; | |
727 | ||
728 | if (CHIP_INT_MODE_IS_BC(bp)) | |
729 | segment = storm; | |
730 | else if (igu_sb_id != bp->igu_dsb_id) | |
731 | segment = IGU_SEG_ACCESS_DEF; | |
732 | else if (storm == ATTENTION_ID) | |
733 | segment = IGU_SEG_ACCESS_ATTN; | |
734 | else | |
735 | segment = IGU_SEG_ACCESS_DEF; | |
736 | bnx2x_igu_ack_sb(bp, igu_sb_id, segment, index, op, update); | |
737 | } | |
738 | } | |
739 | ||
740 | static inline u16 bnx2x_hc_ack_int(struct bnx2x *bp) | |
9f6c9258 DK |
741 | { |
742 | u32 hc_addr = (HC_REG_COMMAND_REG + BP_PORT(bp)*32 + | |
743 | COMMAND_REG_SIMD_MASK); | |
744 | u32 result = REG_RD(bp, hc_addr); | |
745 | ||
f2e0899f | 746 | barrier(); |
9f6c9258 DK |
747 | return result; |
748 | } | |
749 | ||
f2e0899f DK |
750 | static inline u16 bnx2x_igu_ack_int(struct bnx2x *bp) |
751 | { | |
752 | u32 igu_addr = (BAR_IGU_INTMEM + IGU_REG_SISR_MDPC_WMASK_LSB_UPPER*8); | |
753 | u32 result = REG_RD(bp, igu_addr); | |
754 | ||
51c1a580 | 755 | DP(NETIF_MSG_INTR, "read 0x%08x from IGU addr 0x%x\n", |
f2e0899f DK |
756 | result, igu_addr); |
757 | ||
758 | barrier(); | |
759 | return result; | |
760 | } | |
761 | ||
762 | static inline u16 bnx2x_ack_int(struct bnx2x *bp) | |
763 | { | |
764 | barrier(); | |
765 | if (bp->common.int_block == INT_BLOCK_HC) | |
766 | return bnx2x_hc_ack_int(bp); | |
767 | else | |
768 | return bnx2x_igu_ack_int(bp); | |
769 | } | |
770 | ||
6383c0b3 | 771 | static inline int bnx2x_has_tx_work_unload(struct bnx2x_fp_txdata *txdata) |
9f6c9258 DK |
772 | { |
773 | /* Tell compiler that consumer and producer can change */ | |
774 | barrier(); | |
6383c0b3 | 775 | return txdata->tx_pkt_prod != txdata->tx_pkt_cons; |
9f6c9258 DK |
776 | } |
777 | ||
6383c0b3 AE |
778 | static inline u16 bnx2x_tx_avail(struct bnx2x *bp, |
779 | struct bnx2x_fp_txdata *txdata) | |
9f6c9258 DK |
780 | { |
781 | s16 used; | |
782 | u16 prod; | |
783 | u16 cons; | |
784 | ||
6383c0b3 AE |
785 | prod = txdata->tx_bd_prod; |
786 | cons = txdata->tx_bd_cons; | |
9f6c9258 | 787 | |
7b5342d9 | 788 | used = SUB_S16(prod, cons); |
9f6c9258 DK |
789 | |
790 | #ifdef BNX2X_STOP_ON_ERROR | |
791 | WARN_ON(used < 0); | |
7b5342d9 YM |
792 | WARN_ON(used > txdata->tx_ring_size); |
793 | WARN_ON((txdata->tx_ring_size - used) > MAX_TX_AVAIL); | |
9f6c9258 DK |
794 | #endif |
795 | ||
7b5342d9 | 796 | return (s16)(txdata->tx_ring_size) - used; |
9f6c9258 DK |
797 | } |
798 | ||
6383c0b3 | 799 | static inline int bnx2x_tx_queue_has_work(struct bnx2x_fp_txdata *txdata) |
9f6c9258 DK |
800 | { |
801 | u16 hw_cons; | |
802 | ||
803 | /* Tell compiler that status block fields can change */ | |
804 | barrier(); | |
6383c0b3 AE |
805 | hw_cons = le16_to_cpu(*txdata->tx_cons_sb); |
806 | return hw_cons != txdata->tx_pkt_cons; | |
807 | } | |
808 | ||
809 | static inline bool bnx2x_has_tx_work(struct bnx2x_fastpath *fp) | |
810 | { | |
811 | u8 cos; | |
812 | for_each_cos_in_tx_queue(fp, cos) | |
65565884 | 813 | if (bnx2x_tx_queue_has_work(fp->txdata_ptr[cos])) |
6383c0b3 AE |
814 | return true; |
815 | return false; | |
9f6c9258 DK |
816 | } |
817 | ||
75b29459 DK |
818 | #define BNX2X_IS_CQE_COMPLETED(cqe_fp) (cqe_fp->marker == 0x0) |
819 | #define BNX2X_SEED_CQE(cqe_fp) (cqe_fp->marker = 0xFFFFFFFF) | |
523224a3 DK |
820 | static inline int bnx2x_has_rx_work(struct bnx2x_fastpath *fp) |
821 | { | |
75b29459 DK |
822 | u16 cons; |
823 | union eth_rx_cqe *cqe; | |
824 | struct eth_fast_path_rx_cqe *cqe_fp; | |
523224a3 | 825 | |
75b29459 DK |
826 | cons = RCQ_BD(fp->rx_comp_cons); |
827 | cqe = &fp->rx_comp_ring[cons]; | |
828 | cqe_fp = &cqe->fast_path_cqe; | |
829 | return BNX2X_IS_CQE_COMPLETED(cqe_fp); | |
523224a3 | 830 | } |
f85582f8 | 831 | |
f2e0899f | 832 | /** |
619c5cb6 | 833 | * bnx2x_tx_disable - disables tx from stack point of view |
f2e0899f | 834 | * |
e8920674 | 835 | * @bp: driver handle |
f2e0899f DK |
836 | */ |
837 | static inline void bnx2x_tx_disable(struct bnx2x *bp) | |
838 | { | |
839 | netif_tx_disable(bp->dev); | |
840 | netif_carrier_off(bp->dev); | |
841 | } | |
842 | ||
9f6c9258 DK |
843 | static inline void bnx2x_free_rx_sge(struct bnx2x *bp, |
844 | struct bnx2x_fastpath *fp, u16 index) | |
845 | { | |
846 | struct sw_rx_page *sw_buf = &fp->rx_page_ring[index]; | |
847 | struct page *page = sw_buf->page; | |
848 | struct eth_rx_sge *sge = &fp->rx_sge_ring[index]; | |
849 | ||
850 | /* Skip "next page" elements */ | |
851 | if (!page) | |
852 | return; | |
853 | ||
854 | dma_unmap_page(&bp->pdev->dev, dma_unmap_addr(sw_buf, mapping), | |
924d75ab | 855 | SGE_PAGES, DMA_FROM_DEVICE); |
9f6c9258 DK |
856 | __free_pages(page, PAGES_PER_SGE_SHIFT); |
857 | ||
858 | sw_buf->page = NULL; | |
859 | sge->addr_hi = 0; | |
860 | sge->addr_lo = 0; | |
861 | } | |
862 | ||
55c11941 | 863 | static inline void bnx2x_add_all_napi_cnic(struct bnx2x *bp) |
d6214d7a DK |
864 | { |
865 | int i; | |
523224a3 | 866 | |
55c11941 | 867 | /* Add NAPI objects */ |
8f20aa57 | 868 | for_each_rx_queue_cnic(bp, i) { |
55c11941 | 869 | netif_napi_add(bp->dev, &bnx2x_fp(bp, i, napi), |
6fac4115 | 870 | bnx2x_poll, NAPI_POLL_WEIGHT); |
8f20aa57 DK |
871 | napi_hash_add(&bnx2x_fp(bp, i, napi)); |
872 | } | |
55c11941 MS |
873 | } |
874 | ||
875 | static inline void bnx2x_add_all_napi(struct bnx2x *bp) | |
876 | { | |
877 | int i; | |
0e8d2ec5 | 878 | |
d6214d7a | 879 | /* Add NAPI objects */ |
8f20aa57 | 880 | for_each_eth_queue(bp, i) { |
d6214d7a | 881 | netif_napi_add(bp->dev, &bnx2x_fp(bp, i, napi), |
6fac4115 | 882 | bnx2x_poll, NAPI_POLL_WEIGHT); |
8f20aa57 DK |
883 | napi_hash_add(&bnx2x_fp(bp, i, napi)); |
884 | } | |
d6214d7a | 885 | } |
523224a3 | 886 | |
55c11941 MS |
887 | static inline void bnx2x_del_all_napi_cnic(struct bnx2x *bp) |
888 | { | |
889 | int i; | |
890 | ||
8f20aa57 DK |
891 | for_each_rx_queue_cnic(bp, i) { |
892 | napi_hash_del(&bnx2x_fp(bp, i, napi)); | |
55c11941 | 893 | netif_napi_del(&bnx2x_fp(bp, i, napi)); |
8f20aa57 | 894 | } |
55c11941 MS |
895 | } |
896 | ||
d6214d7a DK |
897 | static inline void bnx2x_del_all_napi(struct bnx2x *bp) |
898 | { | |
899 | int i; | |
900 | ||
8f20aa57 DK |
901 | for_each_eth_queue(bp, i) { |
902 | napi_hash_del(&bnx2x_fp(bp, i, napi)); | |
d6214d7a | 903 | netif_napi_del(&bnx2x_fp(bp, i, napi)); |
8f20aa57 | 904 | } |
d6214d7a | 905 | } |
523224a3 | 906 | |
1ab4434c | 907 | int bnx2x_set_int_mode(struct bnx2x *bp); |
0e8d2ec5 | 908 | |
d6214d7a DK |
909 | static inline void bnx2x_disable_msi(struct bnx2x *bp) |
910 | { | |
911 | if (bp->flags & USING_MSIX_FLAG) { | |
912 | pci_disable_msix(bp->pdev); | |
30a5de77 | 913 | bp->flags &= ~(USING_MSIX_FLAG | USING_SINGLE_MSIX_FLAG); |
d6214d7a DK |
914 | } else if (bp->flags & USING_MSI_FLAG) { |
915 | pci_disable_msi(bp->pdev); | |
916 | bp->flags &= ~USING_MSI_FLAG; | |
917 | } | |
918 | } | |
919 | ||
920 | static inline int bnx2x_calc_num_queues(struct bnx2x *bp) | |
921 | { | |
922 | return num_queues ? | |
923 | min_t(int, num_queues, BNX2X_MAX_QUEUES(bp)) : | |
7d515413 YM |
924 | min_t(int, netif_get_num_default_rss_queues(), |
925 | BNX2X_MAX_QUEUES(bp)); | |
d6214d7a | 926 | } |
523224a3 DK |
927 | |
928 | static inline void bnx2x_clear_sge_mask_next_elems(struct bnx2x_fastpath *fp) | |
9f6c9258 | 929 | { |
523224a3 | 930 | int i, j; |
9f6c9258 | 931 | |
523224a3 DK |
932 | for (i = 1; i <= NUM_RX_SGE_PAGES; i++) { |
933 | int idx = RX_SGE_CNT * i - 1; | |
934 | ||
935 | for (j = 0; j < 2; j++) { | |
619c5cb6 | 936 | BIT_VEC64_CLEAR_BIT(fp->sge_mask, idx); |
523224a3 DK |
937 | idx--; |
938 | } | |
939 | } | |
940 | } | |
941 | ||
942 | static inline void bnx2x_init_sge_ring_bit_mask(struct bnx2x_fastpath *fp) | |
943 | { | |
944 | /* Set the mask to all 1-s: it's faster to compare to 0 than to 0xf-s */ | |
b3637827 | 945 | memset(fp->sge_mask, 0xff, sizeof(fp->sge_mask)); |
523224a3 DK |
946 | |
947 | /* Clear the two last indices in the page to 1: | |
948 | these are the indices that correspond to the "next" element, | |
949 | hence will never be indicated and should be removed from | |
950 | the calculations. */ | |
951 | bnx2x_clear_sge_mask_next_elems(fp); | |
9f6c9258 DK |
952 | } |
953 | ||
e52fcb24 | 954 | /* note that we are not allocating a new buffer, |
9f6c9258 DK |
955 | * we are just moving one from cons to prod |
956 | * we are not creating a new mapping, | |
957 | * so there is no need to check for dma_mapping_error(). | |
958 | */ | |
e52fcb24 | 959 | static inline void bnx2x_reuse_rx_data(struct bnx2x_fastpath *fp, |
749a8503 | 960 | u16 cons, u16 prod) |
9f6c9258 | 961 | { |
9f6c9258 DK |
962 | struct sw_rx_bd *cons_rx_buf = &fp->rx_buf_ring[cons]; |
963 | struct sw_rx_bd *prod_rx_buf = &fp->rx_buf_ring[prod]; | |
964 | struct eth_rx_bd *cons_bd = &fp->rx_desc_ring[cons]; | |
965 | struct eth_rx_bd *prod_bd = &fp->rx_desc_ring[prod]; | |
966 | ||
9f6c9258 DK |
967 | dma_unmap_addr_set(prod_rx_buf, mapping, |
968 | dma_unmap_addr(cons_rx_buf, mapping)); | |
e52fcb24 | 969 | prod_rx_buf->data = cons_rx_buf->data; |
9f6c9258 DK |
970 | *prod_bd = *cons_bd; |
971 | } | |
f85582f8 | 972 | |
619c5cb6 VZ |
973 | /************************* Init ******************************************/ |
974 | ||
b475d78f YM |
975 | /* returns func by VN for current port */ |
976 | static inline int func_by_vn(struct bnx2x *bp, int vn) | |
977 | { | |
978 | return 2 * vn + BP_PORT(bp); | |
979 | } | |
980 | ||
5d317c6a | 981 | static inline int bnx2x_config_rss_eth(struct bnx2x *bp, bool config_hash) |
96305234 | 982 | { |
5d317c6a | 983 | return bnx2x_config_rss_pf(bp, &bp->rss_conf_obj, config_hash); |
96305234 DK |
984 | } |
985 | ||
619c5cb6 VZ |
986 | /** |
987 | * bnx2x_func_start - init function | |
988 | * | |
989 | * @bp: driver handle | |
990 | * | |
991 | * Must be called before sending CLIENT_SETUP for the first client. | |
992 | */ | |
993 | static inline int bnx2x_func_start(struct bnx2x *bp) | |
994 | { | |
3b603066 | 995 | struct bnx2x_func_state_params func_params = {NULL}; |
619c5cb6 VZ |
996 | struct bnx2x_func_start_params *start_params = |
997 | &func_params.params.start; | |
998 | ||
999 | /* Prepare parameters for function state transitions */ | |
1000 | __set_bit(RAMROD_COMP_WAIT, &func_params.ramrod_flags); | |
1001 | ||
1002 | func_params.f_obj = &bp->func_obj; | |
1003 | func_params.cmd = BNX2X_F_CMD_START; | |
1004 | ||
1005 | /* Function parameters */ | |
1006 | start_params->mf_mode = bp->mf_mode; | |
1007 | start_params->sd_vlan_tag = bp->mf_ov; | |
8d7b0278 AE |
1008 | |
1009 | if (CHIP_IS_E2(bp) || CHIP_IS_E3(bp)) | |
6383c0b3 | 1010 | start_params->network_cos_mode = STATIC_COS; |
8d7b0278 AE |
1011 | else /* CHIP_IS_E1X */ |
1012 | start_params->network_cos_mode = FW_WRR; | |
619c5cb6 | 1013 | |
1bc277f7 DK |
1014 | start_params->gre_tunnel_mode = IPGRE_TUNNEL; |
1015 | start_params->gre_tunnel_rss = GRE_INNER_HEADERS_RSS; | |
1016 | ||
619c5cb6 VZ |
1017 | return bnx2x_func_state_change(bp, &func_params); |
1018 | } | |
1019 | ||
619c5cb6 VZ |
1020 | /** |
1021 | * bnx2x_set_fw_mac_addr - fill in a MAC address in FW format | |
1022 | * | |
1023 | * @fw_hi: pointer to upper part | |
1024 | * @fw_mid: pointer to middle part | |
1025 | * @fw_lo: pointer to lower part | |
1026 | * @mac: pointer to MAC address | |
1027 | */ | |
86564c3f YM |
1028 | static inline void bnx2x_set_fw_mac_addr(__le16 *fw_hi, __le16 *fw_mid, |
1029 | __le16 *fw_lo, u8 *mac) | |
619c5cb6 VZ |
1030 | { |
1031 | ((u8 *)fw_hi)[0] = mac[1]; | |
1032 | ((u8 *)fw_hi)[1] = mac[0]; | |
1033 | ((u8 *)fw_mid)[0] = mac[3]; | |
1034 | ((u8 *)fw_mid)[1] = mac[2]; | |
1035 | ((u8 *)fw_lo)[0] = mac[5]; | |
1036 | ((u8 *)fw_lo)[1] = mac[4]; | |
1037 | } | |
1038 | ||
523224a3 DK |
1039 | static inline void bnx2x_free_rx_sge_range(struct bnx2x *bp, |
1040 | struct bnx2x_fastpath *fp, int last) | |
9f6c9258 | 1041 | { |
523224a3 | 1042 | int i; |
9f6c9258 | 1043 | |
b3b83c3f DK |
1044 | if (fp->disable_tpa) |
1045 | return; | |
1046 | ||
523224a3 DK |
1047 | for (i = 0; i < last; i++) |
1048 | bnx2x_free_rx_sge(bp, fp, i); | |
9f6c9258 DK |
1049 | } |
1050 | ||
523224a3 | 1051 | static inline void bnx2x_set_next_page_rx_bd(struct bnx2x_fastpath *fp) |
9f6c9258 | 1052 | { |
523224a3 | 1053 | int i; |
9f6c9258 | 1054 | |
523224a3 DK |
1055 | for (i = 1; i <= NUM_RX_RINGS; i++) { |
1056 | struct eth_rx_bd *rx_bd; | |
1057 | ||
1058 | rx_bd = &fp->rx_desc_ring[RX_DESC_CNT * i - 2]; | |
1059 | rx_bd->addr_hi = | |
1060 | cpu_to_le32(U64_HI(fp->rx_desc_mapping + | |
1061 | BCM_PAGE_SIZE*(i % NUM_RX_RINGS))); | |
1062 | rx_bd->addr_lo = | |
1063 | cpu_to_le32(U64_LO(fp->rx_desc_mapping + | |
1064 | BCM_PAGE_SIZE*(i % NUM_RX_RINGS))); | |
1065 | } | |
9f6c9258 DK |
1066 | } |
1067 | ||
619c5cb6 VZ |
1068 | /* Statistics ID are global per chip/path, while Client IDs for E1x are per |
1069 | * port. | |
1070 | */ | |
1071 | static inline u8 bnx2x_stats_id(struct bnx2x_fastpath *fp) | |
1072 | { | |
de5c3741 YM |
1073 | struct bnx2x *bp = fp->bp; |
1074 | if (!CHIP_IS_E1x(bp)) { | |
de5c3741 YM |
1075 | /* there are special statistics counters for FCoE 136..140 */ |
1076 | if (IS_FCOE_FP(fp)) | |
1077 | return bp->cnic_base_cl_id + (bp->pf_num >> 1); | |
619c5cb6 | 1078 | return fp->cl_id; |
de5c3741 YM |
1079 | } |
1080 | return fp->cl_id + BP_PORT(bp) * FP_SB_MAX_E1x; | |
619c5cb6 VZ |
1081 | } |
1082 | ||
1083 | static inline void bnx2x_init_vlan_mac_fp_objs(struct bnx2x_fastpath *fp, | |
1084 | bnx2x_obj_type obj_type) | |
1085 | { | |
1086 | struct bnx2x *bp = fp->bp; | |
1087 | ||
1088 | /* Configure classification DBs */ | |
15192a8c BW |
1089 | bnx2x_init_mac_obj(bp, &bnx2x_sp_obj(bp, fp).mac_obj, fp->cl_id, |
1090 | fp->cid, BP_FUNC(bp), bnx2x_sp(bp, mac_rdata), | |
619c5cb6 VZ |
1091 | bnx2x_sp_mapping(bp, mac_rdata), |
1092 | BNX2X_FILTER_MAC_PENDING, | |
1093 | &bp->sp_state, obj_type, | |
1094 | &bp->macs_pool); | |
1095 | } | |
1096 | ||
1097 | /** | |
1098 | * bnx2x_get_path_func_num - get number of active functions | |
1099 | * | |
1100 | * @bp: driver handle | |
1101 | * | |
1102 | * Calculates the number of active (not hidden) functions on the | |
1103 | * current path. | |
1104 | */ | |
1105 | static inline u8 bnx2x_get_path_func_num(struct bnx2x *bp) | |
1106 | { | |
1107 | u8 func_num = 0, i; | |
1108 | ||
1109 | /* 57710 has only one function per-port */ | |
1110 | if (CHIP_IS_E1(bp)) | |
1111 | return 1; | |
1112 | ||
1113 | /* Calculate a number of functions enabled on the current | |
1114 | * PATH/PORT. | |
1115 | */ | |
1116 | if (CHIP_REV_IS_SLOW(bp)) { | |
1117 | if (IS_MF(bp)) | |
1118 | func_num = 4; | |
1119 | else | |
1120 | func_num = 2; | |
1121 | } else { | |
1122 | for (i = 0; i < E1H_FUNC_MAX / 2; i++) { | |
1123 | u32 func_config = | |
1124 | MF_CFG_RD(bp, | |
1125 | func_mf_config[BP_PORT(bp) + 2 * i]. | |
1126 | config); | |
1127 | func_num += | |
1128 | ((func_config & FUNC_MF_CFG_FUNC_HIDE) ? 0 : 1); | |
1129 | } | |
1130 | } | |
1131 | ||
1132 | WARN_ON(!func_num); | |
1133 | ||
1134 | return func_num; | |
1135 | } | |
1136 | ||
1137 | static inline void bnx2x_init_bp_objs(struct bnx2x *bp) | |
1138 | { | |
1139 | /* RX_MODE controlling object */ | |
1140 | bnx2x_init_rx_mode_obj(bp, &bp->rx_mode_obj); | |
1141 | ||
1142 | /* multicast configuration controlling object */ | |
1143 | bnx2x_init_mcast_obj(bp, &bp->mcast_obj, bp->fp->cl_id, bp->fp->cid, | |
1144 | BP_FUNC(bp), BP_FUNC(bp), | |
1145 | bnx2x_sp(bp, mcast_rdata), | |
1146 | bnx2x_sp_mapping(bp, mcast_rdata), | |
1147 | BNX2X_FILTER_MCAST_PENDING, &bp->sp_state, | |
1148 | BNX2X_OBJ_TYPE_RX); | |
1149 | ||
1150 | /* Setup CAM credit pools */ | |
1151 | bnx2x_init_mac_credit_pool(bp, &bp->macs_pool, BP_FUNC(bp), | |
1152 | bnx2x_get_path_func_num(bp)); | |
1153 | ||
b56e9670 AE |
1154 | bnx2x_init_vlan_credit_pool(bp, &bp->vlans_pool, BP_ABS_FUNC(bp)>>1, |
1155 | bnx2x_get_path_func_num(bp)); | |
1156 | ||
619c5cb6 VZ |
1157 | /* RSS configuration object */ |
1158 | bnx2x_init_rss_config_obj(bp, &bp->rss_conf_obj, bp->fp->cl_id, | |
1159 | bp->fp->cid, BP_FUNC(bp), BP_FUNC(bp), | |
1160 | bnx2x_sp(bp, rss_rdata), | |
1161 | bnx2x_sp_mapping(bp, rss_rdata), | |
1162 | BNX2X_FILTER_RSS_CONF_PENDING, &bp->sp_state, | |
1163 | BNX2X_OBJ_TYPE_RX); | |
1164 | } | |
1165 | ||
1166 | static inline u8 bnx2x_fp_qzone_id(struct bnx2x_fastpath *fp) | |
1167 | { | |
1168 | if (CHIP_IS_E1x(fp->bp)) | |
1169 | return fp->cl_id + BP_PORT(fp->bp) * ETH_MAX_RX_CLIENTS_E1H; | |
1170 | else | |
1171 | return fp->cl_id; | |
1172 | } | |
1173 | ||
6411280a | 1174 | u32 bnx2x_rx_ustorm_prods_offset(struct bnx2x_fastpath *fp); |
619c5cb6 | 1175 | |
6383c0b3 | 1176 | static inline void bnx2x_init_txdata(struct bnx2x *bp, |
65565884 MS |
1177 | struct bnx2x_fp_txdata *txdata, u32 cid, |
1178 | int txq_index, __le16 *tx_cons_sb, | |
1179 | struct bnx2x_fastpath *fp) | |
6383c0b3 AE |
1180 | { |
1181 | txdata->cid = cid; | |
1182 | txdata->txq_index = txq_index; | |
1183 | txdata->tx_cons_sb = tx_cons_sb; | |
65565884 | 1184 | txdata->parent_fp = fp; |
7b5342d9 | 1185 | txdata->tx_ring_size = IS_FCOE_FP(fp) ? MAX_TX_AVAIL : bp->tx_ring_size; |
6383c0b3 | 1186 | |
51c1a580 | 1187 | DP(NETIF_MSG_IFUP, "created tx data cid %d, txq %d\n", |
6383c0b3 AE |
1188 | txdata->cid, txdata->txq_index); |
1189 | } | |
619c5cb6 | 1190 | |
619c5cb6 VZ |
1191 | static inline u8 bnx2x_cnic_eth_cl_id(struct bnx2x *bp, u8 cl_idx) |
1192 | { | |
1193 | return bp->cnic_base_cl_id + cl_idx + | |
134d0f97 | 1194 | (bp->pf_num >> 1) * BNX2X_MAX_CNIC_ETH_CL_ID_IDX; |
619c5cb6 VZ |
1195 | } |
1196 | ||
1197 | static inline u8 bnx2x_cnic_fw_sb_id(struct bnx2x *bp) | |
1198 | { | |
619c5cb6 VZ |
1199 | /* the 'first' id is allocated for the cnic */ |
1200 | return bp->base_fw_ndsb; | |
1201 | } | |
1202 | ||
1203 | static inline u8 bnx2x_cnic_igu_sb_id(struct bnx2x *bp) | |
1204 | { | |
1205 | return bp->igu_base_sb; | |
1206 | } | |
1207 | ||
ec6ba945 VZ |
1208 | static inline void bnx2x_init_fcoe_fp(struct bnx2x *bp) |
1209 | { | |
619c5cb6 VZ |
1210 | struct bnx2x_fastpath *fp = bnx2x_fcoe_fp(bp); |
1211 | unsigned long q_type = 0; | |
1212 | ||
f233cafe | 1213 | bnx2x_fcoe(bp, rx_queue) = BNX2X_NUM_ETH_QUEUES(bp); |
619c5cb6 VZ |
1214 | bnx2x_fcoe(bp, cl_id) = bnx2x_cnic_eth_cl_id(bp, |
1215 | BNX2X_FCOE_ETH_CL_ID_IDX); | |
37ae41a9 | 1216 | bnx2x_fcoe(bp, cid) = BNX2X_FCOE_ETH_CID(bp); |
ec6ba945 VZ |
1217 | bnx2x_fcoe(bp, fw_sb_id) = DEF_SB_ID; |
1218 | bnx2x_fcoe(bp, igu_sb_id) = bp->igu_dsb_id; | |
ec6ba945 | 1219 | bnx2x_fcoe(bp, rx_cons_sb) = BNX2X_FCOE_L2_RX_INDEX; |
65565884 MS |
1220 | bnx2x_init_txdata(bp, bnx2x_fcoe(bp, txdata_ptr[0]), |
1221 | fp->cid, FCOE_TXQ_IDX(bp), BNX2X_FCOE_L2_TX_INDEX, | |
1222 | fp); | |
6383c0b3 | 1223 | |
51c1a580 | 1224 | DP(NETIF_MSG_IFUP, "created fcoe tx data (fp index %d)\n", fp->index); |
6383c0b3 | 1225 | |
ec6ba945 | 1226 | /* qZone id equals to FW (per path) client id */ |
619c5cb6 | 1227 | bnx2x_fcoe(bp, cl_qzone_id) = bnx2x_fp_qzone_id(fp); |
ec6ba945 | 1228 | /* init shortcut */ |
619c5cb6 VZ |
1229 | bnx2x_fcoe(bp, ustorm_rx_prods_offset) = |
1230 | bnx2x_rx_ustorm_prods_offset(fp); | |
1231 | ||
1232 | /* Configure Queue State object */ | |
1233 | __set_bit(BNX2X_Q_TYPE_HAS_RX, &q_type); | |
1234 | __set_bit(BNX2X_Q_TYPE_HAS_TX, &q_type); | |
6383c0b3 AE |
1235 | |
1236 | /* No multi-CoS for FCoE L2 client */ | |
1237 | BUG_ON(fp->max_cos != 1); | |
1238 | ||
15192a8c BW |
1239 | bnx2x_init_queue_obj(bp, &bnx2x_sp_obj(bp, fp).q_obj, fp->cl_id, |
1240 | &fp->cid, 1, BP_FUNC(bp), bnx2x_sp(bp, q_rdata), | |
6383c0b3 | 1241 | bnx2x_sp_mapping(bp, q_rdata), q_type); |
619c5cb6 | 1242 | |
51c1a580 MS |
1243 | DP(NETIF_MSG_IFUP, |
1244 | "queue[%d]: bnx2x_init_sb(%p,%p) cl_id %d fw_sb %d igu_sb %d\n", | |
619c5cb6 VZ |
1245 | fp->index, bp, fp->status_blk.e2_sb, fp->cl_id, fp->fw_sb_id, |
1246 | fp->igu_sb_id); | |
ec6ba945 | 1247 | } |
523224a3 | 1248 | |
619c5cb6 | 1249 | static inline int bnx2x_clean_tx_queue(struct bnx2x *bp, |
6383c0b3 | 1250 | struct bnx2x_fp_txdata *txdata) |
619c5cb6 VZ |
1251 | { |
1252 | int cnt = 1000; | |
1253 | ||
6383c0b3 | 1254 | while (bnx2x_has_tx_work_unload(txdata)) { |
619c5cb6 | 1255 | if (!cnt) { |
51c1a580 | 1256 | BNX2X_ERR("timeout waiting for queue[%d]: txdata->tx_pkt_prod(%d) != txdata->tx_pkt_cons(%d)\n", |
6383c0b3 AE |
1257 | txdata->txq_index, txdata->tx_pkt_prod, |
1258 | txdata->tx_pkt_cons); | |
619c5cb6 VZ |
1259 | #ifdef BNX2X_STOP_ON_ERROR |
1260 | bnx2x_panic(); | |
1261 | return -EBUSY; | |
1262 | #else | |
1263 | break; | |
1264 | #endif | |
1265 | } | |
1266 | cnt--; | |
0926d499 | 1267 | usleep_range(1000, 2000); |
619c5cb6 VZ |
1268 | } |
1269 | ||
1270 | return 0; | |
1271 | } | |
1272 | ||
1ac9e428 YR |
1273 | int bnx2x_get_link_cfg_idx(struct bnx2x *bp); |
1274 | ||
523224a3 DK |
1275 | static inline void __storm_memset_struct(struct bnx2x *bp, |
1276 | u32 addr, size_t size, u32 *data) | |
1277 | { | |
1278 | int i; | |
1279 | for (i = 0; i < size/4; i++) | |
1280 | REG_WR(bp, addr + (i * 4), data[i]); | |
1281 | } | |
1282 | ||
619c5cb6 VZ |
1283 | /** |
1284 | * bnx2x_wait_sp_comp - wait for the outstanding SP commands. | |
1285 | * | |
1286 | * @bp: driver handle | |
1287 | * @mask: bits that need to be cleared | |
1288 | */ | |
1289 | static inline bool bnx2x_wait_sp_comp(struct bnx2x *bp, unsigned long mask) | |
1290 | { | |
1291 | int tout = 5000; /* Wait for 5 secs tops */ | |
1292 | ||
1293 | while (tout--) { | |
1294 | smp_mb(); | |
1295 | netif_addr_lock_bh(bp->dev); | |
1296 | if (!(bp->sp_state & mask)) { | |
1297 | netif_addr_unlock_bh(bp->dev); | |
1298 | return true; | |
1299 | } | |
1300 | netif_addr_unlock_bh(bp->dev); | |
3b7f817e | 1301 | |
0926d499 | 1302 | usleep_range(1000, 2000); |
619c5cb6 VZ |
1303 | } |
1304 | ||
1305 | smp_mb(); | |
1306 | ||
1307 | netif_addr_lock_bh(bp->dev); | |
1308 | if (bp->sp_state & mask) { | |
51c1a580 MS |
1309 | BNX2X_ERR("Filtering completion timed out. sp_state 0x%lx, mask 0x%lx\n", |
1310 | bp->sp_state, mask); | |
619c5cb6 VZ |
1311 | netif_addr_unlock_bh(bp->dev); |
1312 | return false; | |
1313 | } | |
1314 | netif_addr_unlock_bh(bp->dev); | |
3b7f817e | 1315 | |
619c5cb6 | 1316 | return true; |
523224a3 | 1317 | } |
f85582f8 | 1318 | |
619c5cb6 VZ |
1319 | /** |
1320 | * bnx2x_set_ctx_validation - set CDU context validation values | |
1321 | * | |
1322 | * @bp: driver handle | |
1323 | * @cxt: context of the connection on the host memory | |
1324 | * @cid: SW CID of the connection to be configured | |
1325 | */ | |
1326 | void bnx2x_set_ctx_validation(struct bnx2x *bp, struct eth_context *cxt, | |
1327 | u32 cid); | |
1328 | ||
1329 | void bnx2x_update_coalesce_sb_index(struct bnx2x *bp, u8 fw_sb_id, | |
1330 | u8 sb_index, u8 disable, u16 usec); | |
9f6c9258 DK |
1331 | void bnx2x_acquire_phy_lock(struct bnx2x *bp); |
1332 | void bnx2x_release_phy_lock(struct bnx2x *bp); | |
1333 | ||
faa6fcbb | 1334 | /** |
e8920674 | 1335 | * bnx2x_extract_max_cfg - extract MAX BW part from MF configuration. |
faa6fcbb | 1336 | * |
e8920674 DK |
1337 | * @bp: driver handle |
1338 | * @mf_cfg: MF configuration | |
faa6fcbb | 1339 | * |
faa6fcbb DK |
1340 | */ |
1341 | static inline u16 bnx2x_extract_max_cfg(struct bnx2x *bp, u32 mf_cfg) | |
1342 | { | |
1343 | u16 max_cfg = (mf_cfg & FUNC_MF_CFG_MAX_BW_MASK) >> | |
1344 | FUNC_MF_CFG_MAX_BW_SHIFT; | |
1345 | if (!max_cfg) { | |
51c1a580 | 1346 | DP(NETIF_MSG_IFUP | BNX2X_MSG_ETHTOOL, |
96b0accb | 1347 | "Max BW configured to 0 - using 100 instead\n"); |
faa6fcbb DK |
1348 | max_cfg = 100; |
1349 | } | |
1350 | return max_cfg; | |
1351 | } | |
1352 | ||
621b4d66 DK |
1353 | /* checks if HW supports GRO for given MTU */ |
1354 | static inline bool bnx2x_mtu_allows_gro(int mtu) | |
1355 | { | |
1356 | /* gro frags per page */ | |
1357 | int fpp = SGE_PAGE_SIZE / (mtu - ETH_MAX_TPA_HEADER_SIZE); | |
1358 | ||
1359 | /* | |
16a5fd92 YM |
1360 | * 1. Number of frags should not grow above MAX_SKB_FRAGS |
1361 | * 2. Frag must fit the page | |
621b4d66 DK |
1362 | */ |
1363 | return mtu <= SGE_PAGE_SIZE && (U_ETH_SGL_SIZE * fpp) <= MAX_SKB_FRAGS; | |
1364 | } | |
55c11941 | 1365 | |
b306f5ed DK |
1366 | /** |
1367 | * bnx2x_get_iscsi_info - update iSCSI params according to licensing info. | |
1368 | * | |
1369 | * @bp: driver handle | |
1370 | * | |
1371 | */ | |
1372 | void bnx2x_get_iscsi_info(struct bnx2x *bp); | |
00253a8c DK |
1373 | |
1374 | /** | |
1375 | * bnx2x_link_sync_notify - send notification to other functions. | |
1376 | * | |
1377 | * @bp: driver handle | |
1378 | * | |
1379 | */ | |
1380 | static inline void bnx2x_link_sync_notify(struct bnx2x *bp) | |
1381 | { | |
1382 | int func; | |
1383 | int vn; | |
1384 | ||
1385 | /* Set the attention towards other drivers on the same port */ | |
1386 | for (vn = VN_0; vn < BP_MAX_VN_NUM(bp); vn++) { | |
1387 | if (vn == BP_VN(bp)) | |
1388 | continue; | |
1389 | ||
1390 | func = func_by_vn(bp, vn); | |
1391 | REG_WR(bp, MISC_REG_AEU_GENERAL_ATTN_0 + | |
1392 | (LINK_SYNC_ATTENTION_BIT_FUNC_0 + func)*4, 1); | |
1393 | } | |
1394 | } | |
1395 | ||
1396 | /** | |
1397 | * bnx2x_update_drv_flags - update flags in shmem | |
1398 | * | |
1399 | * @bp: driver handle | |
1400 | * @flags: flags to update | |
1401 | * @set: set or clear | |
1402 | * | |
1403 | */ | |
1404 | static inline void bnx2x_update_drv_flags(struct bnx2x *bp, u32 flags, u32 set) | |
1405 | { | |
1406 | if (SHMEM2_HAS(bp, drv_flags)) { | |
1407 | u32 drv_flags; | |
f16da43b | 1408 | bnx2x_acquire_hw_lock(bp, HW_LOCK_RESOURCE_DRV_FLAGS); |
00253a8c DK |
1409 | drv_flags = SHMEM2_RD(bp, drv_flags); |
1410 | ||
1411 | if (set) | |
1412 | SET_FLAGS(drv_flags, flags); | |
1413 | else | |
1414 | RESET_FLAGS(drv_flags, flags); | |
1415 | ||
1416 | SHMEM2_WR(bp, drv_flags, drv_flags); | |
51c1a580 | 1417 | DP(NETIF_MSG_IFUP, "drv_flags 0x%08x\n", drv_flags); |
f16da43b | 1418 | bnx2x_release_hw_lock(bp, HW_LOCK_RESOURCE_DRV_FLAGS); |
00253a8c DK |
1419 | } |
1420 | } | |
1421 | ||
614c76df DK |
1422 | static inline bool bnx2x_is_valid_ether_addr(struct bnx2x *bp, u8 *addr) |
1423 | { | |
55c11941 MS |
1424 | if (is_valid_ether_addr(addr) || |
1425 | (is_zero_ether_addr(addr) && | |
1426 | (IS_MF_STORAGE_SD(bp) || IS_MF_FCOE_AFEX(bp)))) | |
614c76df | 1427 | return true; |
55c11941 | 1428 | |
614c76df DK |
1429 | return false; |
1430 | } | |
1431 | ||
8ca5e17e | 1432 | /** |
2de67439 | 1433 | * bnx2x_fill_fw_str - Fill buffer with FW version string |
8ca5e17e AE |
1434 | * |
1435 | * @bp: driver handle | |
1436 | * @buf: character buffer to fill with the fw name | |
1437 | * @buf_len: length of the above buffer | |
1438 | * | |
1439 | */ | |
1440 | void bnx2x_fill_fw_str(struct bnx2x *bp, char *buf, size_t buf_len); | |
7fa6f340 YM |
1441 | |
1442 | int bnx2x_drain_tx_queues(struct bnx2x *bp); | |
1443 | void bnx2x_squeeze_objects(struct bnx2x *bp); | |
1444 | ||
9f6c9258 | 1445 | #endif /* BNX2X_CMN_H */ |