projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
bnxt_en: Add support for firmware updates for additional processors.
[deliverable/linux.git] / drivers / net / ethernet / broadcom / bnxt / bnxt_ethtool.c
CommitLineData
c0c050c5
MC		 1/* Broadcom NetXtreme-C/E network driver.
2 *
11f15ed3 3 * Copyright (c) 2014-2016 Broadcom Corporation
c0c050c5
MC		 4 *
5 * This program is free software; you can redistribute it and/or modify
6 * it under the terms of the GNU General Public License as published by
7 * the Free Software Foundation.
8 */
9
3ebf6f0a 10#include <linux/ctype.h>
8ddc9aaa 11#include <linux/stringify.h>
c0c050c5
MC		 12#include <linux/ethtool.h>
13#include <linux/interrupt.h>
14#include <linux/pci.h>
15#include <linux/etherdevice.h>
16#include <linux/crc32.h>
17#include <linux/firmware.h>
18#include "bnxt_hsi.h"
19#include "bnxt.h"
20#include "bnxt_ethtool.h"
21#include "bnxt_nvm_defs.h" /* NVRAM content constant and structure defs */
22#include "bnxt_fw_hdr.h" /* Firmware hdr constant and structure defs */
23#define FLASH_NVRAM_TIMEOUT ((HWRM_CMD_TIMEOUT) * 100)
24
3ebf6f0a
RS		 25static char *bnxt_get_pkgver(struct net_device *dev, char *buf, size_t buflen);
26
c0c050c5
MC		 27static u32 bnxt_get_msglevel(struct net_device *dev)
28{
29 struct bnxt *bp = netdev_priv(dev);
30
31 return bp->msg_enable;
32}
33
34static void bnxt_set_msglevel(struct net_device *dev, u32 value)
35{
36 struct bnxt *bp = netdev_priv(dev);
37
38 bp->msg_enable = value;
39}
40
41static int bnxt_get_coalesce(struct net_device *dev,
42 struct ethtool_coalesce *coal)
43{
44 struct bnxt *bp = netdev_priv(dev);
45
46 memset(coal, 0, sizeof(*coal));
47
dfb5b894
MC		 48 coal->rx_coalesce_usecs = bp->rx_coal_ticks;
49 /* 2 completion records per rx packet */
50 coal->rx_max_coalesced_frames = bp->rx_coal_bufs / 2;
51 coal->rx_coalesce_usecs_irq = bp->rx_coal_ticks_irq;
52 coal->rx_max_coalesced_frames_irq = bp->rx_coal_bufs_irq / 2;
c0c050c5 53
dfc9c94a
MC		 54 coal->tx_coalesce_usecs = bp->tx_coal_ticks;
55 coal->tx_max_coalesced_frames = bp->tx_coal_bufs;
56 coal->tx_coalesce_usecs_irq = bp->tx_coal_ticks_irq;
57 coal->tx_max_coalesced_frames_irq = bp->tx_coal_bufs_irq;
58
c0c050c5
MC		 59 return 0;
60}
61
62static int bnxt_set_coalesce(struct net_device *dev,
63 struct ethtool_coalesce *coal)
64{
65 struct bnxt *bp = netdev_priv(dev);
66 int rc = 0;
67
dfb5b894
MC		 68 bp->rx_coal_ticks = coal->rx_coalesce_usecs;
69 /* 2 completion records per rx packet */
70 bp->rx_coal_bufs = coal->rx_max_coalesced_frames * 2;
71 bp->rx_coal_ticks_irq = coal->rx_coalesce_usecs_irq;
72 bp->rx_coal_bufs_irq = coal->rx_max_coalesced_frames_irq * 2;
c0c050c5 73
dfc9c94a
MC		 74 bp->tx_coal_ticks = coal->tx_coalesce_usecs;
75 bp->tx_coal_bufs = coal->tx_max_coalesced_frames;
76 bp->tx_coal_ticks_irq = coal->tx_coalesce_usecs_irq;
77 bp->tx_coal_bufs_irq = coal->tx_max_coalesced_frames_irq;
78
c0c050c5
MC		 79 if (netif_running(dev))
80 rc = bnxt_hwrm_set_coal(bp);
81
82 return rc;
83}
84
85#define BNXT_NUM_STATS 21
86
8ddc9aaa
MC		 87#define BNXT_RX_STATS_OFFSET(counter) \
88 (offsetof(struct rx_port_stats, counter) / 8)
89
90#define BNXT_RX_STATS_ENTRY(counter) \
91 { BNXT_RX_STATS_OFFSET(counter), __stringify(counter) }
92
93#define BNXT_TX_STATS_OFFSET(counter) \
94 ((offsetof(struct tx_port_stats, counter) + \
95 sizeof(struct rx_port_stats) + 512) / 8)
96
97#define BNXT_TX_STATS_ENTRY(counter) \
98 { BNXT_TX_STATS_OFFSET(counter), __stringify(counter) }
99
100static const struct {
101 long offset;
102 char string[ETH_GSTRING_LEN];
103} bnxt_port_stats_arr[] = {
104 BNXT_RX_STATS_ENTRY(rx_64b_frames),
105 BNXT_RX_STATS_ENTRY(rx_65b_127b_frames),
106 BNXT_RX_STATS_ENTRY(rx_128b_255b_frames),
107 BNXT_RX_STATS_ENTRY(rx_256b_511b_frames),
108 BNXT_RX_STATS_ENTRY(rx_512b_1023b_frames),
109 BNXT_RX_STATS_ENTRY(rx_1024b_1518_frames),
110 BNXT_RX_STATS_ENTRY(rx_good_vlan_frames),
111 BNXT_RX_STATS_ENTRY(rx_1519b_2047b_frames),
112 BNXT_RX_STATS_ENTRY(rx_2048b_4095b_frames),
113 BNXT_RX_STATS_ENTRY(rx_4096b_9216b_frames),
114 BNXT_RX_STATS_ENTRY(rx_9217b_16383b_frames),
115 BNXT_RX_STATS_ENTRY(rx_total_frames),
116 BNXT_RX_STATS_ENTRY(rx_ucast_frames),
117 BNXT_RX_STATS_ENTRY(rx_mcast_frames),
118 BNXT_RX_STATS_ENTRY(rx_bcast_frames),
119 BNXT_RX_STATS_ENTRY(rx_fcs_err_frames),
120 BNXT_RX_STATS_ENTRY(rx_ctrl_frames),
121 BNXT_RX_STATS_ENTRY(rx_pause_frames),
122 BNXT_RX_STATS_ENTRY(rx_pfc_frames),
123 BNXT_RX_STATS_ENTRY(rx_align_err_frames),
124 BNXT_RX_STATS_ENTRY(rx_ovrsz_frames),
125 BNXT_RX_STATS_ENTRY(rx_jbr_frames),
126 BNXT_RX_STATS_ENTRY(rx_mtu_err_frames),
127 BNXT_RX_STATS_ENTRY(rx_tagged_frames),
128 BNXT_RX_STATS_ENTRY(rx_double_tagged_frames),
129 BNXT_RX_STATS_ENTRY(rx_good_frames),
130 BNXT_RX_STATS_ENTRY(rx_undrsz_frames),
131 BNXT_RX_STATS_ENTRY(rx_eee_lpi_events),
132 BNXT_RX_STATS_ENTRY(rx_eee_lpi_duration),
133 BNXT_RX_STATS_ENTRY(rx_bytes),
134 BNXT_RX_STATS_ENTRY(rx_runt_bytes),
135 BNXT_RX_STATS_ENTRY(rx_runt_frames),
136
137 BNXT_TX_STATS_ENTRY(tx_64b_frames),
138 BNXT_TX_STATS_ENTRY(tx_65b_127b_frames),
139 BNXT_TX_STATS_ENTRY(tx_128b_255b_frames),
140 BNXT_TX_STATS_ENTRY(tx_256b_511b_frames),
141 BNXT_TX_STATS_ENTRY(tx_512b_1023b_frames),
142 BNXT_TX_STATS_ENTRY(tx_1024b_1518_frames),
143 BNXT_TX_STATS_ENTRY(tx_good_vlan_frames),
144 BNXT_TX_STATS_ENTRY(tx_1519b_2047_frames),
145 BNXT_TX_STATS_ENTRY(tx_2048b_4095b_frames),
146 BNXT_TX_STATS_ENTRY(tx_4096b_9216b_frames),
147 BNXT_TX_STATS_ENTRY(tx_9217b_16383b_frames),
148 BNXT_TX_STATS_ENTRY(tx_good_frames),
149 BNXT_TX_STATS_ENTRY(tx_total_frames),
150 BNXT_TX_STATS_ENTRY(tx_ucast_frames),
151 BNXT_TX_STATS_ENTRY(tx_mcast_frames),
152 BNXT_TX_STATS_ENTRY(tx_bcast_frames),
153 BNXT_TX_STATS_ENTRY(tx_pause_frames),
154 BNXT_TX_STATS_ENTRY(tx_pfc_frames),
155 BNXT_TX_STATS_ENTRY(tx_jabber_frames),
156 BNXT_TX_STATS_ENTRY(tx_fcs_err_frames),
157 BNXT_TX_STATS_ENTRY(tx_err),
158 BNXT_TX_STATS_ENTRY(tx_fifo_underruns),
159 BNXT_TX_STATS_ENTRY(tx_eee_lpi_events),
160 BNXT_TX_STATS_ENTRY(tx_eee_lpi_duration),
161 BNXT_TX_STATS_ENTRY(tx_total_collisions),
162 BNXT_TX_STATS_ENTRY(tx_bytes),
163};
164
165#define BNXT_NUM_PORT_STATS ARRAY_SIZE(bnxt_port_stats_arr)
166
c0c050c5
MC		 167static int bnxt_get_sset_count(struct net_device *dev, int sset)
168{
169 struct bnxt *bp = netdev_priv(dev);
170
171 switch (sset) {
8ddc9aaa
MC		 172 case ETH_SS_STATS: {
173 int num_stats = BNXT_NUM_STATS * bp->cp_nr_rings;
174
175 if (bp->flags & BNXT_FLAG_PORT_STATS)
176 num_stats += BNXT_NUM_PORT_STATS;
177
178 return num_stats;
179 }
c0c050c5
MC		 180 default:
181 return -EOPNOTSUPP;
182 }
183}
184
185static void bnxt_get_ethtool_stats(struct net_device *dev,
186 struct ethtool_stats *stats, u64 *buf)
187{
188 u32 i, j = 0;
189 struct bnxt *bp = netdev_priv(dev);
190 u32 buf_size = sizeof(struct ctx_hw_stats) * bp->cp_nr_rings;
191 u32 stat_fields = sizeof(struct ctx_hw_stats) / 8;
192
193 memset(buf, 0, buf_size);
194
195 if (!bp->bnapi)
196 return;
197
198 for (i = 0; i < bp->cp_nr_rings; i++) {
199 struct bnxt_napi *bnapi = bp->bnapi[i];
200 struct bnxt_cp_ring_info *cpr = &bnapi->cp_ring;
201 __le64 *hw_stats = (__le64 *)cpr->hw_stats;
202 int k;
203
204 for (k = 0; k < stat_fields; j++, k++)
205 buf[j] = le64_to_cpu(hw_stats[k]);
206 buf[j++] = cpr->rx_l4_csum_errors;
207 }
8ddc9aaa
MC		 208 if (bp->flags & BNXT_FLAG_PORT_STATS) {
209 __le64 *port_stats = (__le64 *)bp->hw_rx_port_stats;
210
211 for (i = 0; i < BNXT_NUM_PORT_STATS; i++, j++) {
212 buf[j] = le64_to_cpu(*(port_stats +
213 bnxt_port_stats_arr[i].offset));
214 }
215 }
c0c050c5
MC		 216}
217
218static void bnxt_get_strings(struct net_device *dev, u32 stringset, u8 *buf)
219{
220 struct bnxt *bp = netdev_priv(dev);
221 u32 i;
222
223 switch (stringset) {
224 /* The number of strings must match BNXT_NUM_STATS defined above. */
225 case ETH_SS_STATS:
226 for (i = 0; i < bp->cp_nr_rings; i++) {
227 sprintf(buf, "[%d]: rx_ucast_packets", i);
228 buf += ETH_GSTRING_LEN;
229 sprintf(buf, "[%d]: rx_mcast_packets", i);
230 buf += ETH_GSTRING_LEN;
231 sprintf(buf, "[%d]: rx_bcast_packets", i);
232 buf += ETH_GSTRING_LEN;
233 sprintf(buf, "[%d]: rx_discards", i);
234 buf += ETH_GSTRING_LEN;
235 sprintf(buf, "[%d]: rx_drops", i);
236 buf += ETH_GSTRING_LEN;
237 sprintf(buf, "[%d]: rx_ucast_bytes", i);
238 buf += ETH_GSTRING_LEN;
239 sprintf(buf, "[%d]: rx_mcast_bytes", i);
240 buf += ETH_GSTRING_LEN;
241 sprintf(buf, "[%d]: rx_bcast_bytes", i);
242 buf += ETH_GSTRING_LEN;
243 sprintf(buf, "[%d]: tx_ucast_packets", i);
244 buf += ETH_GSTRING_LEN;
245 sprintf(buf, "[%d]: tx_mcast_packets", i);
246 buf += ETH_GSTRING_LEN;
247 sprintf(buf, "[%d]: tx_bcast_packets", i);
248 buf += ETH_GSTRING_LEN;
249 sprintf(buf, "[%d]: tx_discards", i);
250 buf += ETH_GSTRING_LEN;
251 sprintf(buf, "[%d]: tx_drops", i);
252 buf += ETH_GSTRING_LEN;
253 sprintf(buf, "[%d]: tx_ucast_bytes", i);
254 buf += ETH_GSTRING_LEN;
255 sprintf(buf, "[%d]: tx_mcast_bytes", i);
256 buf += ETH_GSTRING_LEN;
257 sprintf(buf, "[%d]: tx_bcast_bytes", i);
258 buf += ETH_GSTRING_LEN;
259 sprintf(buf, "[%d]: tpa_packets", i);
260 buf += ETH_GSTRING_LEN;
261 sprintf(buf, "[%d]: tpa_bytes", i);
262 buf += ETH_GSTRING_LEN;
263 sprintf(buf, "[%d]: tpa_events", i);
264 buf += ETH_GSTRING_LEN;
265 sprintf(buf, "[%d]: tpa_aborts", i);
266 buf += ETH_GSTRING_LEN;
267 sprintf(buf, "[%d]: rx_l4_csum_errors", i);
268 buf += ETH_GSTRING_LEN;
269 }
8ddc9aaa
MC		 270 if (bp->flags & BNXT_FLAG_PORT_STATS) {
271 for (i = 0; i < BNXT_NUM_PORT_STATS; i++) {
272 strcpy(buf, bnxt_port_stats_arr[i].string);
273 buf += ETH_GSTRING_LEN;
274 }
275 }
c0c050c5
MC		 276 break;
277 default:
278 netdev_err(bp->dev, "bnxt_get_strings invalid request %x\n",
279 stringset);
280 break;
281 }
282}
283
284static void bnxt_get_ringparam(struct net_device *dev,
285 struct ethtool_ringparam *ering)
286{
287 struct bnxt *bp = netdev_priv(dev);
288
289 ering->rx_max_pending = BNXT_MAX_RX_DESC_CNT;
290 ering->rx_jumbo_max_pending = BNXT_MAX_RX_JUM_DESC_CNT;
291 ering->tx_max_pending = BNXT_MAX_TX_DESC_CNT;
292
293 ering->rx_pending = bp->rx_ring_size;
294 ering->rx_jumbo_pending = bp->rx_agg_ring_size;
295 ering->tx_pending = bp->tx_ring_size;
296}
297
298static int bnxt_set_ringparam(struct net_device *dev,
299 struct ethtool_ringparam *ering)
300{
301 struct bnxt *bp = netdev_priv(dev);
302
303 if ((ering->rx_pending > BNXT_MAX_RX_DESC_CNT) ||
304 (ering->tx_pending > BNXT_MAX_TX_DESC_CNT) ||
305 (ering->tx_pending <= MAX_SKB_FRAGS))
306 return -EINVAL;
307
308 if (netif_running(dev))
309 bnxt_close_nic(bp, false, false);
310
311 bp->rx_ring_size = ering->rx_pending;
312 bp->tx_ring_size = ering->tx_pending;
313 bnxt_set_ring_params(bp);
314
315 if (netif_running(dev))
316 return bnxt_open_nic(bp, false, false);
317
318 return 0;
319}
320
321static void bnxt_get_channels(struct net_device *dev,
322 struct ethtool_channels *channel)
323{
324 struct bnxt *bp = netdev_priv(dev);
325 int max_rx_rings, max_tx_rings, tcs;
326
6e6c5a57 327 bnxt_get_max_rings(bp, &max_rx_rings, &max_tx_rings, true);
068c9ec6
MC		 328 channel->max_combined = max_rx_rings;
329
18d6e4e2
SB		 330 if (bnxt_get_max_rings(bp, &max_rx_rings, &max_tx_rings, false)) {
331 max_rx_rings = 0;
332 max_tx_rings = 0;
333 }
334
c0c050c5
MC		 335 tcs = netdev_get_num_tc(dev);
336 if (tcs > 1)
337 max_tx_rings /= tcs;
338
339 channel->max_rx = max_rx_rings;
340 channel->max_tx = max_tx_rings;
341 channel->max_other = 0;
068c9ec6
MC		 342 if (bp->flags & BNXT_FLAG_SHARED_RINGS) {
343 channel->combined_count = bp->rx_nr_rings;
344 } else {
345 channel->rx_count = bp->rx_nr_rings;
346 channel->tx_count = bp->tx_nr_rings_per_tc;
347 }
c0c050c5
MC		 348}
349
350static int bnxt_set_channels(struct net_device *dev,
351 struct ethtool_channels *channel)
352{
353 struct bnxt *bp = netdev_priv(dev);
354 int max_rx_rings, max_tx_rings, tcs;
355 u32 rc = 0;
068c9ec6 356 bool sh = false;
c0c050c5 357
068c9ec6 358 if (channel->other_count)
c0c050c5
MC		 359 return -EINVAL;
360
068c9ec6
MC		 361 if (!channel->combined_count &&
362 (!channel->rx_count || !channel->tx_count))
363 return -EINVAL;
364
365 if (channel->combined_count &&
366 (channel->rx_count || channel->tx_count))
367 return -EINVAL;
368
369 if (channel->combined_count)
370 sh = true;
371
372 bnxt_get_max_rings(bp, &max_rx_rings, &max_tx_rings, sh);
373
c0c050c5
MC		 374 tcs = netdev_get_num_tc(dev);
375 if (tcs > 1)
376 max_tx_rings /= tcs;
377
068c9ec6
MC		 378 if (sh && (channel->combined_count > max_rx_rings ||
379 channel->combined_count > max_tx_rings))
380 return -ENOMEM;
381
382 if (!sh && (channel->rx_count > max_rx_rings ||
383 channel->tx_count > max_tx_rings))
384 return -ENOMEM;
c0c050c5
MC		 385
386 if (netif_running(dev)) {
387 if (BNXT_PF(bp)) {
388 /* TODO CHIMP_FW: Send message to all VF's
389 * before PF unload
390 */
391 }
392 rc = bnxt_close_nic(bp, true, false);
393 if (rc) {
394 netdev_err(bp->dev, "Set channel failure rc :%x\n",
395 rc);
396 return rc;
397 }
398 }
399
068c9ec6
MC		 400 if (sh) {
401 bp->flags |= BNXT_FLAG_SHARED_RINGS;
402 bp->rx_nr_rings = channel->combined_count;
403 bp->tx_nr_rings_per_tc = channel->combined_count;
404 } else {
405 bp->flags &= ~BNXT_FLAG_SHARED_RINGS;
406 bp->rx_nr_rings = channel->rx_count;
407 bp->tx_nr_rings_per_tc = channel->tx_count;
408 }
409
c0c050c5
MC		 410 bp->tx_nr_rings = bp->tx_nr_rings_per_tc;
411 if (tcs > 1)
412 bp->tx_nr_rings = bp->tx_nr_rings_per_tc * tcs;
068c9ec6
MC		 413
414 bp->cp_nr_rings = sh ? max_t(int, bp->tx_nr_rings, bp->rx_nr_rings) :
415 bp->tx_nr_rings + bp->rx_nr_rings;
416
c0c050c5
MC		 417 bp->num_stat_ctxs = bp->cp_nr_rings;
418
2bcfa6f6
MC		 419 /* After changing number of rx channels, update NTUPLE feature. */
420 netdev_update_features(dev);
c0c050c5
MC		 421 if (netif_running(dev)) {
422 rc = bnxt_open_nic(bp, true, false);
423 if ((!rc) && BNXT_PF(bp)) {
424 /* TODO CHIMP_FW: Send message to all VF's
425 * to renable
426 */
427 }
428 }
429
430 return rc;
431}
432
433#ifdef CONFIG_RFS_ACCEL
434static int bnxt_grxclsrlall(struct bnxt *bp, struct ethtool_rxnfc *cmd,
435 u32 *rule_locs)
436{
437 int i, j = 0;
438
439 cmd->data = bp->ntp_fltr_count;
440 for (i = 0; i < BNXT_NTP_FLTR_HASH_SIZE; i++) {
441 struct hlist_head *head;
442 struct bnxt_ntuple_filter *fltr;
443
444 head = &bp->ntp_fltr_hash_tbl[i];
445 rcu_read_lock();
446 hlist_for_each_entry_rcu(fltr, head, hash) {
447 if (j == cmd->rule_cnt)
448 break;
449 rule_locs[j++] = fltr->sw_id;
450 }
451 rcu_read_unlock();
452 if (j == cmd->rule_cnt)
453 break;
454 }
455 cmd->rule_cnt = j;
456 return 0;
457}
458
459static int bnxt_grxclsrule(struct bnxt *bp, struct ethtool_rxnfc *cmd)
460{
461 struct ethtool_rx_flow_spec *fs =
462 (struct ethtool_rx_flow_spec *)&cmd->fs;
463 struct bnxt_ntuple_filter *fltr;
464 struct flow_keys *fkeys;
465 int i, rc = -EINVAL;
466
467 if (fs->location < 0 || fs->location >= BNXT_NTP_FLTR_MAX_FLTR)
468 return rc;
469
470 for (i = 0; i < BNXT_NTP_FLTR_HASH_SIZE; i++) {
471 struct hlist_head *head;
472
473 head = &bp->ntp_fltr_hash_tbl[i];
474 rcu_read_lock();
475 hlist_for_each_entry_rcu(fltr, head, hash) {
476 if (fltr->sw_id == fs->location)
477 goto fltr_found;
478 }
479 rcu_read_unlock();
480 }
481 return rc;
482
483fltr_found:
484 fkeys = &fltr->fkeys;
485 if (fkeys->basic.ip_proto == IPPROTO_TCP)
486 fs->flow_type = TCP_V4_FLOW;
487 else if (fkeys->basic.ip_proto == IPPROTO_UDP)
488 fs->flow_type = UDP_V4_FLOW;
489 else
490 goto fltr_err;
491
492 fs->h_u.tcp_ip4_spec.ip4src = fkeys->addrs.v4addrs.src;
493 fs->m_u.tcp_ip4_spec.ip4src = cpu_to_be32(~0);
494
495 fs->h_u.tcp_ip4_spec.ip4dst = fkeys->addrs.v4addrs.dst;
496 fs->m_u.tcp_ip4_spec.ip4dst = cpu_to_be32(~0);
497
498 fs->h_u.tcp_ip4_spec.psrc = fkeys->ports.src;
499 fs->m_u.tcp_ip4_spec.psrc = cpu_to_be16(~0);
500
501 fs->h_u.tcp_ip4_spec.pdst = fkeys->ports.dst;
502 fs->m_u.tcp_ip4_spec.pdst = cpu_to_be16(~0);
503
504 fs->ring_cookie = fltr->rxq;
505 rc = 0;
506
507fltr_err:
508 rcu_read_unlock();
509
510 return rc;
511}
512
513static int bnxt_get_rxnfc(struct net_device *dev, struct ethtool_rxnfc *cmd,
514 u32 *rule_locs)
515{
516 struct bnxt *bp = netdev_priv(dev);
517 int rc = 0;
518
519 switch (cmd->cmd) {
520 case ETHTOOL_GRXRINGS:
521 cmd->data = bp->rx_nr_rings;
522 break;
523
524 case ETHTOOL_GRXCLSRLCNT:
525 cmd->rule_cnt = bp->ntp_fltr_count;
526 cmd->data = BNXT_NTP_FLTR_MAX_FLTR;
527 break;
528
529 case ETHTOOL_GRXCLSRLALL:
530 rc = bnxt_grxclsrlall(bp, cmd, (u32 *)rule_locs);
531 break;
532
533 case ETHTOOL_GRXCLSRULE:
534 rc = bnxt_grxclsrule(bp, cmd);
535 break;
536
537 default:
538 rc = -EOPNOTSUPP;
539 break;
540 }
541
542 return rc;
543}
544#endif
545
546static u32 bnxt_get_rxfh_indir_size(struct net_device *dev)
547{
548 return HW_HASH_INDEX_SIZE;
549}
550
551static u32 bnxt_get_rxfh_key_size(struct net_device *dev)
552{
553 return HW_HASH_KEY_SIZE;
554}
555
556static int bnxt_get_rxfh(struct net_device *dev, u32 *indir, u8 *key,
557 u8 *hfunc)
558{
559 struct bnxt *bp = netdev_priv(dev);
560 struct bnxt_vnic_info *vnic = &bp->vnic_info[0];
561 int i = 0;
562
563 if (hfunc)
564 *hfunc = ETH_RSS_HASH_TOP;
565
566 if (indir)
567 for (i = 0; i < HW_HASH_INDEX_SIZE; i++)
568 indir[i] = le16_to_cpu(vnic->rss_table[i]);
569
570 if (key)
571 memcpy(key, vnic->rss_hash_key, HW_HASH_KEY_SIZE);
572
573 return 0;
574}
575
576static void bnxt_get_drvinfo(struct net_device *dev,
577 struct ethtool_drvinfo *info)
578{
579 struct bnxt *bp = netdev_priv(dev);
3ebf6f0a
RS		 580 char *pkglog;
581 char *pkgver = NULL;
c0c050c5 582
3ebf6f0a
RS		 583 pkglog = kmalloc(BNX_PKG_LOG_MAX_LENGTH, GFP_KERNEL);
584 if (pkglog)
585 pkgver = bnxt_get_pkgver(dev, pkglog, BNX_PKG_LOG_MAX_LENGTH);
c0c050c5
MC		 586 strlcpy(info->driver, DRV_MODULE_NAME, sizeof(info->driver));
587 strlcpy(info->version, DRV_MODULE_VERSION, sizeof(info->version));
3ebf6f0a
RS		 588 if (pkgver && *pkgver != 0 && isdigit(*pkgver))
589 snprintf(info->fw_version, sizeof(info->fw_version) - 1,
590 "%s pkg %s", bp->fw_ver_str, pkgver);
591 else
592 strlcpy(info->fw_version, bp->fw_ver_str,
593 sizeof(info->fw_version));
c0c050c5
MC		 594 strlcpy(info->bus_info, pci_name(bp->pdev), sizeof(info->bus_info));
595 info->n_stats = BNXT_NUM_STATS * bp->cp_nr_rings;
596 info->testinfo_len = BNXT_NUM_TESTS(bp);
597 /* TODO CHIMP_FW: eeprom dump details */
598 info->eedump_len = 0;
599 /* TODO CHIMP FW: reg dump details */
600 info->regdump_len = 0;
3ebf6f0a 601 kfree(pkglog);
c0c050c5
MC		 602}
603
170ce013 604u32 _bnxt_fw_to_ethtool_adv_spds(u16 fw_speeds, u8 fw_pause)
c0c050c5 605{
c0c050c5
MC		 606 u32 speed_mask = 0;
607
608 /* TODO: support 25GB, 40GB, 50GB with different cable type */
609 /* set the advertised speeds */
610 if (fw_speeds & BNXT_LINK_SPEED_MSK_100MB)
611 speed_mask |= ADVERTISED_100baseT_Full;
612 if (fw_speeds & BNXT_LINK_SPEED_MSK_1GB)
613 speed_mask |= ADVERTISED_1000baseT_Full;
614 if (fw_speeds & BNXT_LINK_SPEED_MSK_2_5GB)
615 speed_mask |= ADVERTISED_2500baseX_Full;
616 if (fw_speeds & BNXT_LINK_SPEED_MSK_10GB)
617 speed_mask |= ADVERTISED_10000baseT_Full;
c0c050c5 618 if (fw_speeds & BNXT_LINK_SPEED_MSK_40GB)
1c49c421 619 speed_mask |= ADVERTISED_40000baseCR4_Full;
27c4d578
MC		 620
621 if ((fw_pause & BNXT_LINK_PAUSE_BOTH) == BNXT_LINK_PAUSE_BOTH)
622 speed_mask |= ADVERTISED_Pause;
623 else if (fw_pause & BNXT_LINK_PAUSE_TX)
624 speed_mask |= ADVERTISED_Asym_Pause;
625 else if (fw_pause & BNXT_LINK_PAUSE_RX)
626 speed_mask |= ADVERTISED_Pause | ADVERTISED_Asym_Pause;
627
c0c050c5
MC		 628 return speed_mask;
629}
630
00c04a92
MC		 631#define BNXT_FW_TO_ETHTOOL_SPDS(fw_speeds, fw_pause, lk_ksettings, name)\
632{ \
633 if ((fw_speeds) & BNXT_LINK_SPEED_MSK_100MB) \
634 ethtool_link_ksettings_add_link_mode(lk_ksettings, name,\
635 100baseT_Full); \
636 if ((fw_speeds) & BNXT_LINK_SPEED_MSK_1GB) \
637 ethtool_link_ksettings_add_link_mode(lk_ksettings, name,\
638 1000baseT_Full); \
639 if ((fw_speeds) & BNXT_LINK_SPEED_MSK_10GB) \
640 ethtool_link_ksettings_add_link_mode(lk_ksettings, name,\
641 10000baseT_Full); \
642 if ((fw_speeds) & BNXT_LINK_SPEED_MSK_25GB) \
643 ethtool_link_ksettings_add_link_mode(lk_ksettings, name,\
644 25000baseCR_Full); \
645 if ((fw_speeds) & BNXT_LINK_SPEED_MSK_40GB) \
646 ethtool_link_ksettings_add_link_mode(lk_ksettings, name,\
647 40000baseCR4_Full);\
648 if ((fw_speeds) & BNXT_LINK_SPEED_MSK_50GB) \
649 ethtool_link_ksettings_add_link_mode(lk_ksettings, name,\
650 50000baseCR2_Full);\
651 if ((fw_pause) & BNXT_LINK_PAUSE_RX) { \
652 ethtool_link_ksettings_add_link_mode(lk_ksettings, name,\
653 Pause); \
654 if (!((fw_pause) & BNXT_LINK_PAUSE_TX)) \
655 ethtool_link_ksettings_add_link_mode( \
656 lk_ksettings, name, Asym_Pause);\
657 } else if ((fw_pause) & BNXT_LINK_PAUSE_TX) { \
658 ethtool_link_ksettings_add_link_mode(lk_ksettings, name,\
659 Asym_Pause); \
660 } \
661}
662
663#define BNXT_ETHTOOL_TO_FW_SPDS(fw_speeds, lk_ksettings, name) \
664{ \
665 if (ethtool_link_ksettings_test_link_mode(lk_ksettings, name, \
666 100baseT_Full) || \
667 ethtool_link_ksettings_test_link_mode(lk_ksettings, name, \
668 100baseT_Half)) \
669 (fw_speeds) |= BNXT_LINK_SPEED_MSK_100MB; \
670 if (ethtool_link_ksettings_test_link_mode(lk_ksettings, name, \
671 1000baseT_Full) || \
672 ethtool_link_ksettings_test_link_mode(lk_ksettings, name, \
673 1000baseT_Half)) \
674 (fw_speeds) |= BNXT_LINK_SPEED_MSK_1GB; \
675 if (ethtool_link_ksettings_test_link_mode(lk_ksettings, name, \
676 10000baseT_Full)) \
677 (fw_speeds) |= BNXT_LINK_SPEED_MSK_10GB; \
678 if (ethtool_link_ksettings_test_link_mode(lk_ksettings, name, \
679 25000baseCR_Full)) \
680 (fw_speeds) |= BNXT_LINK_SPEED_MSK_25GB; \
681 if (ethtool_link_ksettings_test_link_mode(lk_ksettings, name, \
682 40000baseCR4_Full)) \
683 (fw_speeds) |= BNXT_LINK_SPEED_MSK_40GB; \
684 if (ethtool_link_ksettings_test_link_mode(lk_ksettings, name, \
685 50000baseCR2_Full)) \
686 (fw_speeds) |= BNXT_LINK_SPEED_MSK_50GB; \
687}
688
689static void bnxt_fw_to_ethtool_advertised_spds(struct bnxt_link_info *link_info,
690 struct ethtool_link_ksettings *lk_ksettings)
27c4d578
MC		 691{
692 u16 fw_speeds = link_info->auto_link_speeds;
693 u8 fw_pause = 0;
694
695 if (link_info->autoneg & BNXT_AUTONEG_FLOW_CTRL)
696 fw_pause = link_info->auto_pause_setting;
697
00c04a92 698 BNXT_FW_TO_ETHTOOL_SPDS(fw_speeds, fw_pause, lk_ksettings, advertising);
27c4d578
MC		 699}
700
00c04a92
MC		 701static void bnxt_fw_to_ethtool_lp_adv(struct bnxt_link_info *link_info,
702 struct ethtool_link_ksettings *lk_ksettings)
3277360e
MC		 703{
704 u16 fw_speeds = link_info->lp_auto_link_speeds;
705 u8 fw_pause = 0;
706
707 if (link_info->autoneg & BNXT_AUTONEG_FLOW_CTRL)
708 fw_pause = link_info->lp_pause;
709
00c04a92
MC		 710 BNXT_FW_TO_ETHTOOL_SPDS(fw_speeds, fw_pause, lk_ksettings,
711 lp_advertising);
3277360e
MC		 712}
713
00c04a92
MC		 714static void bnxt_fw_to_ethtool_support_spds(struct bnxt_link_info *link_info,
715 struct ethtool_link_ksettings *lk_ksettings)
4b32cacc
MC		 716{
717 u16 fw_speeds = link_info->support_speeds;
4b32cacc 718
00c04a92 719 BNXT_FW_TO_ETHTOOL_SPDS(fw_speeds, 0, lk_ksettings, supported);
4b32cacc 720
00c04a92
MC		 721 ethtool_link_ksettings_add_link_mode(lk_ksettings, supported, Pause);
722 ethtool_link_ksettings_add_link_mode(lk_ksettings, supported,
723 Asym_Pause);
93ed8117 724
00c04a92
MC		 725 if (link_info->support_auto_speeds)
726 ethtool_link_ksettings_add_link_mode(lk_ksettings, supported,
727 Autoneg);
93ed8117
MC		 728}
729
c0c050c5
MC		 730u32 bnxt_fw_to_ethtool_speed(u16 fw_link_speed)
731{
732 switch (fw_link_speed) {
733 case BNXT_LINK_SPEED_100MB:
734 return SPEED_100;
735 case BNXT_LINK_SPEED_1GB:
736 return SPEED_1000;
737 case BNXT_LINK_SPEED_2_5GB:
738 return SPEED_2500;
739 case BNXT_LINK_SPEED_10GB:
740 return SPEED_10000;
741 case BNXT_LINK_SPEED_20GB:
742 return SPEED_20000;
743 case BNXT_LINK_SPEED_25GB:
744 return SPEED_25000;
745 case BNXT_LINK_SPEED_40GB:
746 return SPEED_40000;
747 case BNXT_LINK_SPEED_50GB:
748 return SPEED_50000;
749 default:
750 return SPEED_UNKNOWN;
751 }
752}
753
00c04a92
MC		 754static int bnxt_get_link_ksettings(struct net_device *dev,
755 struct ethtool_link_ksettings *lk_ksettings)
c0c050c5
MC		 756{
757 struct bnxt *bp = netdev_priv(dev);
758 struct bnxt_link_info *link_info = &bp->link_info;
00c04a92
MC		 759 struct ethtool_link_settings *base = &lk_ksettings->base;
760 u32 ethtool_speed;
c0c050c5 761
00c04a92
MC		 762 ethtool_link_ksettings_zero_link_mode(lk_ksettings, supported);
763 bnxt_fw_to_ethtool_support_spds(link_info, lk_ksettings);
c0c050c5 764
00c04a92 765 ethtool_link_ksettings_zero_link_mode(lk_ksettings, advertising);
b763499e 766 if (link_info->autoneg) {
00c04a92
MC		 767 bnxt_fw_to_ethtool_advertised_spds(link_info, lk_ksettings);
768 ethtool_link_ksettings_add_link_mode(lk_ksettings,
769 advertising, Autoneg);
770 base->autoneg = AUTONEG_ENABLE;
3277360e 771 if (link_info->phy_link_status == BNXT_LINK_LINK)
00c04a92 772 bnxt_fw_to_ethtool_lp_adv(link_info, lk_ksettings);
29c262fe
MC		 773 ethtool_speed = bnxt_fw_to_ethtool_speed(link_info->link_speed);
774 if (!netif_carrier_ok(dev))
00c04a92 775 base->duplex = DUPLEX_UNKNOWN;
29c262fe 776 else if (link_info->duplex & BNXT_LINK_DUPLEX_FULL)
00c04a92 777 base->duplex = DUPLEX_FULL;
29c262fe 778 else
00c04a92 779 base->duplex = DUPLEX_HALF;
c0c050c5 780 } else {
00c04a92 781 base->autoneg = AUTONEG_DISABLE;
29c262fe
MC		 782 ethtool_speed =
783 bnxt_fw_to_ethtool_speed(link_info->req_link_speed);
00c04a92 784 base->duplex = DUPLEX_HALF;
29c262fe 785 if (link_info->req_duplex == BNXT_LINK_DUPLEX_FULL)
00c04a92 786 base->duplex = DUPLEX_FULL;
c0c050c5 787 }
00c04a92 788 base->speed = ethtool_speed;
c0c050c5 789
00c04a92 790 base->port = PORT_NONE;
c0c050c5 791 if (link_info->media_type == PORT_PHY_QCFG_RESP_MEDIA_TYPE_TP) {
00c04a92
MC		 792 base->port = PORT_TP;
793 ethtool_link_ksettings_add_link_mode(lk_ksettings, supported,
794 TP);
795 ethtool_link_ksettings_add_link_mode(lk_ksettings, advertising,
796 TP);
c0c050c5 797 } else {
00c04a92
MC		 798 ethtool_link_ksettings_add_link_mode(lk_ksettings, supported,
799 FIBRE);
800 ethtool_link_ksettings_add_link_mode(lk_ksettings, advertising,
801 FIBRE);
c0c050c5
MC		 802
803 if (link_info->media_type == PORT_PHY_QCFG_RESP_MEDIA_TYPE_DAC)
00c04a92 804 base->port = PORT_DA;
c0c050c5
MC		 805 else if (link_info->media_type ==
806 PORT_PHY_QCFG_RESP_MEDIA_TYPE_FIBRE)
00c04a92 807 base->port = PORT_FIBRE;
c0c050c5 808 }
00c04a92 809 base->phy_address = link_info->phy_addr;
c0c050c5
MC		 810
811 return 0;
812}
813
814static u32 bnxt_get_fw_speed(struct net_device *dev, u16 ethtool_speed)
815{
9d9cee08
MC		 816 struct bnxt *bp = netdev_priv(dev);
817 struct bnxt_link_info *link_info = &bp->link_info;
818 u16 support_spds = link_info->support_speeds;
819 u32 fw_speed = 0;
820
c0c050c5
MC		 821 switch (ethtool_speed) {
822 case SPEED_100:
9d9cee08
MC		 823 if (support_spds & BNXT_LINK_SPEED_MSK_100MB)
824 fw_speed = PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_100MB;
825 break;
c0c050c5 826 case SPEED_1000:
9d9cee08
MC		 827 if (support_spds & BNXT_LINK_SPEED_MSK_1GB)
828 fw_speed = PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_1GB;
829 break;
c0c050c5 830 case SPEED_2500:
9d9cee08
MC		 831 if (support_spds & BNXT_LINK_SPEED_MSK_2_5GB)
832 fw_speed = PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_2_5GB;
833 break;
c0c050c5 834 case SPEED_10000:
9d9cee08
MC		 835 if (support_spds & BNXT_LINK_SPEED_MSK_10GB)
836 fw_speed = PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_10GB;
837 break;
c0c050c5 838 case SPEED_20000:
9d9cee08
MC		 839 if (support_spds & BNXT_LINK_SPEED_MSK_20GB)
840 fw_speed = PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_20GB;
841 break;
c0c050c5 842 case SPEED_25000:
9d9cee08
MC		 843 if (support_spds & BNXT_LINK_SPEED_MSK_25GB)
844 fw_speed = PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_25GB;
845 break;
c0c050c5 846 case SPEED_40000:
9d9cee08
MC		 847 if (support_spds & BNXT_LINK_SPEED_MSK_40GB)
848 fw_speed = PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_40GB;
849 break;
c0c050c5 850 case SPEED_50000:
9d9cee08
MC		 851 if (support_spds & BNXT_LINK_SPEED_MSK_50GB)
852 fw_speed = PORT_PHY_CFG_REQ_AUTO_LINK_SPEED_50GB;
853 break;
c0c050c5
MC		 854 default:
855 netdev_err(dev, "unsupported speed!\n");
856 break;
857 }
9d9cee08 858 return fw_speed;
c0c050c5
MC		 859}
860
939f7f0c 861u16 bnxt_get_fw_auto_link_speeds(u32 advertising)
c0c050c5
MC		 862{
863 u16 fw_speed_mask = 0;
864
865 /* only support autoneg at speed 100, 1000, and 10000 */
866 if (advertising & (ADVERTISED_100baseT_Full |
867 ADVERTISED_100baseT_Half)) {
868 fw_speed_mask |= BNXT_LINK_SPEED_MSK_100MB;
869 }
870 if (advertising & (ADVERTISED_1000baseT_Full |
871 ADVERTISED_1000baseT_Half)) {
872 fw_speed_mask |= BNXT_LINK_SPEED_MSK_1GB;
873 }
874 if (advertising & ADVERTISED_10000baseT_Full)
875 fw_speed_mask |= BNXT_LINK_SPEED_MSK_10GB;
876
1c49c421
MC		 877 if (advertising & ADVERTISED_40000baseCR4_Full)
878 fw_speed_mask |= BNXT_LINK_SPEED_MSK_40GB;
879
c0c050c5
MC		 880 return fw_speed_mask;
881}
882
00c04a92
MC		 883static int bnxt_set_link_ksettings(struct net_device *dev,
884 const struct ethtool_link_ksettings *lk_ksettings)
c0c050c5 885{
c0c050c5
MC		 886 struct bnxt *bp = netdev_priv(dev);
887 struct bnxt_link_info *link_info = &bp->link_info;
00c04a92 888 const struct ethtool_link_settings *base = &lk_ksettings->base;
c0c050c5
MC		 889 u32 speed, fw_advertising = 0;
890 bool set_pause = false;
00c04a92 891 int rc = 0;
c0c050c5 892
567b2abe 893 if (!BNXT_SINGLE_PF(bp))
00c04a92 894 return -EOPNOTSUPP;
f1a082a6 895
00c04a92
MC		 896 if (base->autoneg == AUTONEG_ENABLE) {
897 BNXT_ETHTOOL_TO_FW_SPDS(fw_advertising, lk_ksettings,
898 advertising);
c0c050c5
MC		 899 link_info->autoneg |= BNXT_AUTONEG_SPEED;
900 if (!fw_advertising)
93ed8117 901 link_info->advertising = link_info->support_auto_speeds;
c0c050c5
MC		 902 else
903 link_info->advertising = fw_advertising;
904 /* any change to autoneg will cause link change, therefore the
905 * driver should put back the original pause setting in autoneg
906 */
907 set_pause = true;
908 } else {
9d9cee08 909 u16 fw_speed;
03efbec0 910 u8 phy_type = link_info->phy_type;
9d9cee08 911
03efbec0
MC		 912 if (phy_type == PORT_PHY_QCFG_RESP_PHY_TYPE_BASET ||
913 phy_type == PORT_PHY_QCFG_RESP_PHY_TYPE_BASETE ||
914 link_info->media_type == PORT_PHY_QCFG_RESP_MEDIA_TYPE_TP) {
915 netdev_err(dev, "10GBase-T devices must autoneg\n");
916 rc = -EINVAL;
917 goto set_setting_exit;
918 }
00c04a92 919 if (base->duplex == DUPLEX_HALF) {
c0c050c5
MC		 920 netdev_err(dev, "HALF DUPLEX is not supported!\n");
921 rc = -EINVAL;
922 goto set_setting_exit;
923 }
00c04a92 924 speed = base->speed;
9d9cee08
MC		 925 fw_speed = bnxt_get_fw_speed(dev, speed);
926 if (!fw_speed) {
927 rc = -EINVAL;
928 goto set_setting_exit;
929 }
930 link_info->req_link_speed = fw_speed;
c0c050c5 931 link_info->req_duplex = BNXT_LINK_DUPLEX_FULL;
b763499e 932 link_info->autoneg = 0;
c0c050c5
MC		 933 link_info->advertising = 0;
934 }
935
936 if (netif_running(dev))
939f7f0c 937 rc = bnxt_hwrm_set_link_setting(bp, set_pause, false);
c0c050c5
MC		 938
939set_setting_exit:
940 return rc;
941}
942
943static void bnxt_get_pauseparam(struct net_device *dev,
944 struct ethtool_pauseparam *epause)
945{
946 struct bnxt *bp = netdev_priv(dev);
947 struct bnxt_link_info *link_info = &bp->link_info;
948
949 if (BNXT_VF(bp))
950 return;
b763499e 951 epause->autoneg = !!(link_info->autoneg & BNXT_AUTONEG_FLOW_CTRL);
3c02d1bb
MC		 952 epause->rx_pause = !!(link_info->req_flow_ctrl & BNXT_LINK_PAUSE_RX);
953 epause->tx_pause = !!(link_info->req_flow_ctrl & BNXT_LINK_PAUSE_TX);
c0c050c5
MC		 954}
955
956static int bnxt_set_pauseparam(struct net_device *dev,
957 struct ethtool_pauseparam *epause)
958{
959 int rc = 0;
960 struct bnxt *bp = netdev_priv(dev);
961 struct bnxt_link_info *link_info = &bp->link_info;
962
567b2abe 963 if (!BNXT_SINGLE_PF(bp))
75362a3f 964 return -EOPNOTSUPP;
c0c050c5
MC		 965
966 if (epause->autoneg) {
b763499e
MC		 967 if (!(link_info->autoneg & BNXT_AUTONEG_SPEED))
968 return -EINVAL;
969
c0c050c5 970 link_info->autoneg |= BNXT_AUTONEG_FLOW_CTRL;
c9ee9516
MC		 971 if (bp->hwrm_spec_code >= 0x10201)
972 link_info->req_flow_ctrl =
973 PORT_PHY_CFG_REQ_AUTO_PAUSE_AUTONEG_PAUSE;
c0c050c5
MC		 974 } else {
975 /* when transition from auto pause to force pause,
976 * force a link change
977 */
978 if (link_info->autoneg & BNXT_AUTONEG_FLOW_CTRL)
979 link_info->force_link_chng = true;
980 link_info->autoneg &= ~BNXT_AUTONEG_FLOW_CTRL;
c9ee9516 981 link_info->req_flow_ctrl = 0;
c0c050c5
MC		 982 }
983 if (epause->rx_pause)
984 link_info->req_flow_ctrl |= BNXT_LINK_PAUSE_RX;
c0c050c5
MC		 985
986 if (epause->tx_pause)
987 link_info->req_flow_ctrl |= BNXT_LINK_PAUSE_TX;
c0c050c5
MC		 988
989 if (netif_running(dev))
990 rc = bnxt_hwrm_set_pause(bp);
991 return rc;
992}
993
994static u32 bnxt_get_link(struct net_device *dev)
995{
996 struct bnxt *bp = netdev_priv(dev);
997
998 /* TODO: handle MF, VF, driver close case */
999 return bp->link_info.link_up;
1000}
1001
1002static int bnxt_flash_nvram(struct net_device *dev,
1003 u16 dir_type,
1004 u16 dir_ordinal,
1005 u16 dir_ext,
1006 u16 dir_attr,
1007 const u8 *data,
1008 size_t data_len)
1009{
1010 struct bnxt *bp = netdev_priv(dev);
1011 int rc;
1012 struct hwrm_nvm_write_input req = {0};
1013 dma_addr_t dma_handle;
1014 u8 *kmem;
1015
1016 bnxt_hwrm_cmd_hdr_init(bp, &req, HWRM_NVM_WRITE, -1, -1);
1017
1018 req.dir_type = cpu_to_le16(dir_type);
1019 req.dir_ordinal = cpu_to_le16(dir_ordinal);
1020 req.dir_ext = cpu_to_le16(dir_ext);
1021 req.dir_attr = cpu_to_le16(dir_attr);
1022 req.dir_data_length = cpu_to_le32(data_len);
1023
1024 kmem = dma_alloc_coherent(&bp->pdev->dev, data_len, &dma_handle,
1025 GFP_KERNEL);
1026 if (!kmem) {
1027 netdev_err(dev, "dma_alloc_coherent failure, length = %u\n",
1028 (unsigned)data_len);
1029 return -ENOMEM;
1030 }
1031 memcpy(kmem, data, data_len);
1032 req.host_src_addr = cpu_to_le64(dma_handle);
1033
1034 rc = hwrm_send_message(bp, &req, sizeof(req), FLASH_NVRAM_TIMEOUT);
1035 dma_free_coherent(&bp->pdev->dev, data_len, kmem, dma_handle);
1036
1037 return rc;
1038}
1039
d2d6318c
RS		 1040static int bnxt_firmware_reset(struct net_device *dev,
1041 u16 dir_type)
1042{
1043 struct bnxt *bp = netdev_priv(dev);
1044 struct hwrm_fw_reset_input req = {0};
1045
1046 bnxt_hwrm_cmd_hdr_init(bp, &req, HWRM_FW_RESET, -1, -1);
1047
1048 /* TODO: Support ASAP ChiMP self-reset (e.g. upon PF driver unload) */
1049 /* TODO: Address self-reset of APE/KONG/BONO/TANG or ungraceful reset */
1050 /* (e.g. when firmware isn't already running) */
1051 switch (dir_type) {
1052 case BNX_DIR_TYPE_CHIMP_PATCH:
1053 case BNX_DIR_TYPE_BOOTCODE:
1054 case BNX_DIR_TYPE_BOOTCODE_2:
1055 req.embedded_proc_type = FW_RESET_REQ_EMBEDDED_PROC_TYPE_BOOT;
1056 /* Self-reset ChiMP upon next PCIe reset: */
1057 req.selfrst_status = FW_RESET_REQ_SELFRST_STATUS_SELFRSTPCIERST;
1058 break;
1059 case BNX_DIR_TYPE_APE_FW:
1060 case BNX_DIR_TYPE_APE_PATCH:
1061 req.embedded_proc_type = FW_RESET_REQ_EMBEDDED_PROC_TYPE_MGMT;
08141e0b
RS		 1062 /* Self-reset APE upon next PCIe reset: */
1063 req.selfrst_status = FW_RESET_REQ_SELFRST_STATUS_SELFRSTPCIERST;
d2d6318c
RS		 1064 break;
1065 case BNX_DIR_TYPE_KONG_FW:
1066 case BNX_DIR_TYPE_KONG_PATCH:
1067 req.embedded_proc_type =
1068 FW_RESET_REQ_EMBEDDED_PROC_TYPE_NETCTRL;
1069 break;
1070 case BNX_DIR_TYPE_BONO_FW:
1071 case BNX_DIR_TYPE_BONO_PATCH:
1072 req.embedded_proc_type = FW_RESET_REQ_EMBEDDED_PROC_TYPE_ROCE;
1073 break;
1074 default:
1075 return -EINVAL;
1076 }
1077
1078 return hwrm_send_message(bp, &req, sizeof(req), HWRM_CMD_TIMEOUT);
1079}
1080
c0c050c5
MC		 1081static int bnxt_flash_firmware(struct net_device *dev,
1082 u16 dir_type,
1083 const u8 *fw_data,
1084 size_t fw_size)
1085{
1086 int rc = 0;
1087 u16 code_type;
1088 u32 stored_crc;
1089 u32 calculated_crc;
1090 struct bnxt_fw_header *header = (struct bnxt_fw_header *)fw_data;
1091
1092 switch (dir_type) {
1093 case BNX_DIR_TYPE_BOOTCODE:
1094 case BNX_DIR_TYPE_BOOTCODE_2:
1095 code_type = CODE_BOOT;
1096 break;
93e0b4fe
RS		 1097 case BNX_DIR_TYPE_CHIMP_PATCH:
1098 code_type = CODE_CHIMP_PATCH;
1099 break;
2731d70f
RS		 1100 case BNX_DIR_TYPE_APE_FW:
1101 code_type = CODE_MCTP_PASSTHRU;
1102 break;
93e0b4fe
RS		 1103 case BNX_DIR_TYPE_APE_PATCH:
1104 code_type = CODE_APE_PATCH;
1105 break;
1106 case BNX_DIR_TYPE_KONG_FW:
1107 code_type = CODE_KONG_FW;
1108 break;
1109 case BNX_DIR_TYPE_KONG_PATCH:
1110 code_type = CODE_KONG_PATCH;
1111 break;
1112 case BNX_DIR_TYPE_BONO_FW:
1113 code_type = CODE_BONO_FW;
1114 break;
1115 case BNX_DIR_TYPE_BONO_PATCH:
1116 code_type = CODE_BONO_PATCH;
1117 break;
c0c050c5
MC		 1118 default:
1119 netdev_err(dev, "Unsupported directory entry type: %u\n",
1120 dir_type);
1121 return -EINVAL;
1122 }
1123 if (fw_size < sizeof(struct bnxt_fw_header)) {
1124 netdev_err(dev, "Invalid firmware file size: %u\n",
1125 (unsigned int)fw_size);
1126 return -EINVAL;
1127 }
1128 if (header->signature != cpu_to_le32(BNXT_FIRMWARE_BIN_SIGNATURE)) {
1129 netdev_err(dev, "Invalid firmware signature: %08X\n",
1130 le32_to_cpu(header->signature));
1131 return -EINVAL;
1132 }
1133 if (header->code_type != code_type) {
1134 netdev_err(dev, "Expected firmware type: %d, read: %d\n",
1135 code_type, header->code_type);
1136 return -EINVAL;
1137 }
1138 if (header->device != DEVICE_CUMULUS_FAMILY) {
1139 netdev_err(dev, "Expected firmware device family %d, read: %d\n",
1140 DEVICE_CUMULUS_FAMILY, header->device);
1141 return -EINVAL;
1142 }
1143 /* Confirm the CRC32 checksum of the file: */
1144 stored_crc = le32_to_cpu(*(__le32 *)(fw_data + fw_size -
1145 sizeof(stored_crc)));
1146 calculated_crc = ~crc32(~0, fw_data, fw_size - sizeof(stored_crc));
1147 if (calculated_crc != stored_crc) {
1148 netdev_err(dev, "Firmware file CRC32 checksum (%08lX) does not match calculated checksum (%08lX)\n",
1149 (unsigned long)stored_crc,
1150 (unsigned long)calculated_crc);
1151 return -EINVAL;
1152 }
1153 /* TODO: Validate digital signature (RSA-encrypted SHA-256 hash) here */
1154 rc = bnxt_flash_nvram(dev, dir_type, BNX_DIR_ORDINAL_FIRST,
1155 0, 0, fw_data, fw_size);
d2d6318c
RS		 1156 if (rc == 0) /* Firmware update successful */
1157 rc = bnxt_firmware_reset(dev, dir_type);
1158
c0c050c5
MC		 1159 return rc;
1160}
1161
1162static bool bnxt_dir_type_is_ape_bin_format(u16 dir_type)
1163{
1164 switch (dir_type) {
1165 case BNX_DIR_TYPE_CHIMP_PATCH:
1166 case BNX_DIR_TYPE_BOOTCODE:
1167 case BNX_DIR_TYPE_BOOTCODE_2:
1168 case BNX_DIR_TYPE_APE_FW:
1169 case BNX_DIR_TYPE_APE_PATCH:
1170 case BNX_DIR_TYPE_KONG_FW:
1171 case BNX_DIR_TYPE_KONG_PATCH:
93e0b4fe
RS		 1172 case BNX_DIR_TYPE_BONO_FW:
1173 case BNX_DIR_TYPE_BONO_PATCH:
c0c050c5
MC		 1174 return true;
1175 }
1176
1177 return false;
1178}
1179
1180static bool bnxt_dir_type_is_unprotected_exec_format(u16 dir_type)
1181{
1182 switch (dir_type) {
1183 case BNX_DIR_TYPE_AVS:
1184 case BNX_DIR_TYPE_EXP_ROM_MBA:
1185 case BNX_DIR_TYPE_PCIE:
1186 case BNX_DIR_TYPE_TSCF_UCODE:
1187 case BNX_DIR_TYPE_EXT_PHY:
1188 case BNX_DIR_TYPE_CCM:
1189 case BNX_DIR_TYPE_ISCSI_BOOT:
1190 case BNX_DIR_TYPE_ISCSI_BOOT_IPV6:
1191 case BNX_DIR_TYPE_ISCSI_BOOT_IPV4N6:
1192 return true;
1193 }
1194
1195 return false;
1196}
1197
1198static bool bnxt_dir_type_is_executable(u16 dir_type)
1199{
1200 return bnxt_dir_type_is_ape_bin_format(dir_type) ||
1201 bnxt_dir_type_is_unprotected_exec_format(dir_type);
1202}
1203
1204static int bnxt_flash_firmware_from_file(struct net_device *dev,
1205 u16 dir_type,
1206 const char *filename)
1207{
1208 const struct firmware *fw;
1209 int rc;
1210
a4c36347
RS		 1211 if (dir_type != BNX_DIR_TYPE_UPDATE &&
1212 bnxt_dir_type_is_executable(dir_type) == false)
c0c050c5
MC		 1213 return -EINVAL;
1214
1215 rc = request_firmware(&fw, filename, &dev->dev);
1216 if (rc != 0) {
1217 netdev_err(dev, "Error %d requesting firmware file: %s\n",
1218 rc, filename);
1219 return rc;
1220 }
1221 if (bnxt_dir_type_is_ape_bin_format(dir_type) == true)
1222 rc = bnxt_flash_firmware(dev, dir_type, fw->data, fw->size);
1223 else
1224 rc = bnxt_flash_nvram(dev, dir_type, BNX_DIR_ORDINAL_FIRST,
1225 0, 0, fw->data, fw->size);
1226 release_firmware(fw);
1227 return rc;
1228}
1229
1230static int bnxt_flash_package_from_file(struct net_device *dev,
1231 char *filename)
1232{
1233 netdev_err(dev, "packages are not yet supported\n");
1234 return -EINVAL;
1235}
1236
1237static int bnxt_flash_device(struct net_device *dev,
1238 struct ethtool_flash *flash)
1239{
1240 if (!BNXT_PF((struct bnxt *)netdev_priv(dev))) {
1241 netdev_err(dev, "flashdev not supported from a virtual function\n");
1242 return -EINVAL;
1243 }
1244
1245 if (flash->region == ETHTOOL_FLASH_ALL_REGIONS)
1246 return bnxt_flash_package_from_file(dev, flash->data);
1247
1248 return bnxt_flash_firmware_from_file(dev, flash->region, flash->data);
1249}
1250
1251static int nvm_get_dir_info(struct net_device *dev, u32 *entries, u32 *length)
1252{
1253 struct bnxt *bp = netdev_priv(dev);
1254 int rc;
1255 struct hwrm_nvm_get_dir_info_input req = {0};
1256 struct hwrm_nvm_get_dir_info_output *output = bp->hwrm_cmd_resp_addr;
1257
1258 bnxt_hwrm_cmd_hdr_init(bp, &req, HWRM_NVM_GET_DIR_INFO, -1, -1);
1259
1260 mutex_lock(&bp->hwrm_cmd_lock);
1261 rc = _hwrm_send_message(bp, &req, sizeof(req), HWRM_CMD_TIMEOUT);
1262 if (!rc) {
1263 *entries = le32_to_cpu(output->entries);
1264 *length = le32_to_cpu(output->entry_length);
1265 }
1266 mutex_unlock(&bp->hwrm_cmd_lock);
1267 return rc;
1268}
1269
1270static int bnxt_get_eeprom_len(struct net_device *dev)
1271{
1272 /* The -1 return value allows the entire 32-bit range of offsets to be
1273 * passed via the ethtool command-line utility.
1274 */
1275 return -1;
1276}
1277
1278static int bnxt_get_nvram_directory(struct net_device *dev, u32 len, u8 *data)
1279{
1280 struct bnxt *bp = netdev_priv(dev);
1281 int rc;
1282 u32 dir_entries;
1283 u32 entry_length;
1284 u8 *buf;
1285 size_t buflen;
1286 dma_addr_t dma_handle;
1287 struct hwrm_nvm_get_dir_entries_input req = {0};
1288
1289 rc = nvm_get_dir_info(dev, &dir_entries, &entry_length);
1290 if (rc != 0)
1291 return rc;
1292
1293 /* Insert 2 bytes of directory info (count and size of entries) */
1294 if (len < 2)
1295 return -EINVAL;
1296
1297 *data++ = dir_entries;
1298 *data++ = entry_length;
1299 len -= 2;
1300 memset(data, 0xff, len);
1301
1302 buflen = dir_entries * entry_length;
1303 buf = dma_alloc_coherent(&bp->pdev->dev, buflen, &dma_handle,
1304 GFP_KERNEL);
1305 if (!buf) {
1306 netdev_err(dev, "dma_alloc_coherent failure, length = %u\n",
1307 (unsigned)buflen);
1308 return -ENOMEM;
1309 }
1310 bnxt_hwrm_cmd_hdr_init(bp, &req, HWRM_NVM_GET_DIR_ENTRIES, -1, -1);
1311 req.host_dest_addr = cpu_to_le64(dma_handle);
1312 rc = hwrm_send_message(bp, &req, sizeof(req), HWRM_CMD_TIMEOUT);
1313 if (rc == 0)
1314 memcpy(data, buf, len > buflen ? buflen : len);
1315 dma_free_coherent(&bp->pdev->dev, buflen, buf, dma_handle);
1316 return rc;
1317}
1318
1319static int bnxt_get_nvram_item(struct net_device *dev, u32 index, u32 offset,
1320 u32 length, u8 *data)
1321{
1322 struct bnxt *bp = netdev_priv(dev);
1323 int rc;
1324 u8 *buf;
1325 dma_addr_t dma_handle;
1326 struct hwrm_nvm_read_input req = {0};
1327
1328 buf = dma_alloc_coherent(&bp->pdev->dev, length, &dma_handle,
1329 GFP_KERNEL);
1330 if (!buf) {
1331 netdev_err(dev, "dma_alloc_coherent failure, length = %u\n",
1332 (unsigned)length);
1333 return -ENOMEM;
1334 }
1335 bnxt_hwrm_cmd_hdr_init(bp, &req, HWRM_NVM_READ, -1, -1);
1336 req.host_dest_addr = cpu_to_le64(dma_handle);
1337 req.dir_idx = cpu_to_le16(index);
1338 req.offset = cpu_to_le32(offset);
1339 req.len = cpu_to_le32(length);
1340
1341 rc = hwrm_send_message(bp, &req, sizeof(req), HWRM_CMD_TIMEOUT);
1342 if (rc == 0)
1343 memcpy(data, buf, length);
1344 dma_free_coherent(&bp->pdev->dev, length, buf, dma_handle);
1345 return rc;
1346}
1347
3ebf6f0a
RS		 1348static int bnxt_find_nvram_item(struct net_device *dev, u16 type, u16 ordinal,
1349 u16 ext, u16 *index, u32 *item_length,
1350 u32 *data_length)
1351{
1352 struct bnxt *bp = netdev_priv(dev);
1353 int rc;
1354 struct hwrm_nvm_find_dir_entry_input req = {0};
1355 struct hwrm_nvm_find_dir_entry_output *output = bp->hwrm_cmd_resp_addr;
1356
1357 bnxt_hwrm_cmd_hdr_init(bp, &req, HWRM_NVM_FIND_DIR_ENTRY, -1, -1);
1358 req.enables = 0;
1359 req.dir_idx = 0;
1360 req.dir_type = cpu_to_le16(type);
1361 req.dir_ordinal = cpu_to_le16(ordinal);
1362 req.dir_ext = cpu_to_le16(ext);
1363 req.opt_ordinal = NVM_FIND_DIR_ENTRY_REQ_OPT_ORDINAL_EQ;
90e20921 1364 rc = hwrm_send_message_silent(bp, &req, sizeof(req), HWRM_CMD_TIMEOUT);
3ebf6f0a
RS		 1365 if (rc == 0) {
1366 if (index)
1367 *index = le16_to_cpu(output->dir_idx);
1368 if (item_length)
1369 *item_length = le32_to_cpu(output->dir_item_length);
1370 if (data_length)
1371 *data_length = le32_to_cpu(output->dir_data_length);
1372 }
1373 return rc;
1374}
1375
1376static char *bnxt_parse_pkglog(int desired_field, u8 *data, size_t datalen)
1377{
1378 char *retval = NULL;
1379 char *p;
1380 char *value;
1381 int field = 0;
1382
1383 if (datalen < 1)
1384 return NULL;
1385 /* null-terminate the log data (removing last '\n'): */
1386 data[datalen - 1] = 0;
1387 for (p = data; *p != 0; p++) {
1388 field = 0;
1389 retval = NULL;
1390 while (*p != 0 && *p != '\n') {
1391 value = p;
1392 while (*p != 0 && *p != '\t' && *p != '\n')
1393 p++;
1394 if (field == desired_field)
1395 retval = value;
1396 if (*p != '\t')
1397 break;
1398 *p = 0;
1399 field++;
1400 p++;
1401 }
1402 if (*p == 0)
1403 break;
1404 *p = 0;
1405 }
1406 return retval;
1407}
1408
1409static char *bnxt_get_pkgver(struct net_device *dev, char *buf, size_t buflen)
1410{
1411 u16 index = 0;
1412 u32 datalen;
1413
1414 if (bnxt_find_nvram_item(dev, BNX_DIR_TYPE_PKG_LOG,
1415 BNX_DIR_ORDINAL_FIRST, BNX_DIR_EXT_NONE,
1416 &index, NULL, &datalen) != 0)
1417 return NULL;
1418
1419 memset(buf, 0, buflen);
1420 if (bnxt_get_nvram_item(dev, index, 0, datalen, buf) != 0)
1421 return NULL;
1422
1423 return bnxt_parse_pkglog(BNX_PKG_LOG_FIELD_IDX_PKG_VERSION, buf,
1424 datalen);
1425}
1426
c0c050c5
MC		 1427static int bnxt_get_eeprom(struct net_device *dev,
1428 struct ethtool_eeprom *eeprom,
1429 u8 *data)
1430{
1431 u32 index;
1432 u32 offset;
1433
1434 if (eeprom->offset == 0) /* special offset value to get directory */
1435 return bnxt_get_nvram_directory(dev, eeprom->len, data);
1436
1437 index = eeprom->offset >> 24;
1438 offset = eeprom->offset & 0xffffff;
1439
1440 if (index == 0) {
1441 netdev_err(dev, "unsupported index value: %d\n", index);
1442 return -EINVAL;
1443 }
1444
1445 return bnxt_get_nvram_item(dev, index - 1, offset, eeprom->len, data);
1446}
1447
1448static int bnxt_erase_nvram_directory(struct net_device *dev, u8 index)
1449{
1450 struct bnxt *bp = netdev_priv(dev);
1451 struct hwrm_nvm_erase_dir_entry_input req = {0};
1452
1453 bnxt_hwrm_cmd_hdr_init(bp, &req, HWRM_NVM_ERASE_DIR_ENTRY, -1, -1);
1454 req.dir_idx = cpu_to_le16(index);
1455 return hwrm_send_message(bp, &req, sizeof(req), HWRM_CMD_TIMEOUT);
1456}
1457
1458static int bnxt_set_eeprom(struct net_device *dev,
1459 struct ethtool_eeprom *eeprom,
1460 u8 *data)
1461{
1462 struct bnxt *bp = netdev_priv(dev);
1463 u8 index, dir_op;
1464 u16 type, ext, ordinal, attr;
1465
1466 if (!BNXT_PF(bp)) {
1467 netdev_err(dev, "NVM write not supported from a virtual function\n");
1468 return -EINVAL;
1469 }
1470
1471 type = eeprom->magic >> 16;
1472
1473 if (type == 0xffff) { /* special value for directory operations */
1474 index = eeprom->magic & 0xff;
1475 dir_op = eeprom->magic >> 8;
1476 if (index == 0)
1477 return -EINVAL;
1478 switch (dir_op) {
1479 case 0x0e: /* erase */
1480 if (eeprom->offset != ~eeprom->magic)
1481 return -EINVAL;
1482 return bnxt_erase_nvram_directory(dev, index - 1);
1483 default:
1484 return -EINVAL;
1485 }
1486 }
1487
1488 /* Create or re-write an NVM item: */
1489 if (bnxt_dir_type_is_executable(type) == true)
1490 return -EINVAL;
1491 ext = eeprom->magic & 0xffff;
1492 ordinal = eeprom->offset >> 16;
1493 attr = eeprom->offset & 0xffff;
1494
1495 return bnxt_flash_nvram(dev, type, ordinal, ext, attr, data,
1496 eeprom->len);
1497}
1498
72b34f04
MC		 1499static int bnxt_set_eee(struct net_device *dev, struct ethtool_eee *edata)
1500{
1501 struct bnxt *bp = netdev_priv(dev);
1502 struct ethtool_eee *eee = &bp->eee;
1503 struct bnxt_link_info *link_info = &bp->link_info;
1504 u32 advertising =
1505 _bnxt_fw_to_ethtool_adv_spds(link_info->advertising, 0);
1506 int rc = 0;
1507
567b2abe 1508 if (!BNXT_SINGLE_PF(bp))
75362a3f 1509 return -EOPNOTSUPP;
72b34f04
MC		 1510
1511 if (!(bp->flags & BNXT_FLAG_EEE_CAP))
1512 return -EOPNOTSUPP;
1513
1514 if (!edata->eee_enabled)
1515 goto eee_ok;
1516
1517 if (!(link_info->autoneg & BNXT_AUTONEG_SPEED)) {
1518 netdev_warn(dev, "EEE requires autoneg\n");
1519 return -EINVAL;
1520 }
1521 if (edata->tx_lpi_enabled) {
1522 if (bp->lpi_tmr_hi && (edata->tx_lpi_timer > bp->lpi_tmr_hi ||
1523 edata->tx_lpi_timer < bp->lpi_tmr_lo)) {
1524 netdev_warn(dev, "Valid LPI timer range is %d and %d microsecs\n",
1525 bp->lpi_tmr_lo, bp->lpi_tmr_hi);
1526 return -EINVAL;
1527 } else if (!bp->lpi_tmr_hi) {
1528 edata->tx_lpi_timer = eee->tx_lpi_timer;
1529 }
1530 }
1531 if (!edata->advertised) {
1532 edata->advertised = advertising & eee->supported;
1533 } else if (edata->advertised & ~advertising) {
1534 netdev_warn(dev, "EEE advertised %x must be a subset of autoneg advertised speeds %x\n",
1535 edata->advertised, advertising);
1536 return -EINVAL;
1537 }
1538
1539 eee->advertised = edata->advertised;
1540 eee->tx_lpi_enabled = edata->tx_lpi_enabled;
1541 eee->tx_lpi_timer = edata->tx_lpi_timer;
1542eee_ok:
1543 eee->eee_enabled = edata->eee_enabled;
1544
1545 if (netif_running(dev))
1546 rc = bnxt_hwrm_set_link_setting(bp, false, true);
1547
1548 return rc;
1549}
1550
1551static int bnxt_get_eee(struct net_device *dev, struct ethtool_eee *edata)
1552{
1553 struct bnxt *bp = netdev_priv(dev);
1554
1555 if (!(bp->flags & BNXT_FLAG_EEE_CAP))
1556 return -EOPNOTSUPP;
1557
1558 *edata = bp->eee;
1559 if (!bp->eee.eee_enabled) {
1560 /* Preserve tx_lpi_timer so that the last value will be used
1561 * by default when it is re-enabled.
1562 */
1563 edata->advertised = 0;
1564 edata->tx_lpi_enabled = 0;
1565 }
1566
1567 if (!bp->eee.eee_active)
1568 edata->lp_advertised = 0;
1569
1570 return 0;
1571}
1572
42ee18fe
AK		 1573static int bnxt_read_sfp_module_eeprom_info(struct bnxt *bp, u16 i2c_addr,
1574 u16 page_number, u16 start_addr,
1575 u16 data_length, u8 *buf)
1576{
1577 struct hwrm_port_phy_i2c_read_input req = {0};
1578 struct hwrm_port_phy_i2c_read_output *output = bp->hwrm_cmd_resp_addr;
1579 int rc, byte_offset = 0;
1580
1581 bnxt_hwrm_cmd_hdr_init(bp, &req, HWRM_PORT_PHY_I2C_READ, -1, -1);
1582 req.i2c_slave_addr = i2c_addr;
1583 req.page_number = cpu_to_le16(page_number);
1584 req.port_id = cpu_to_le16(bp->pf.port_id);
1585 do {
1586 u16 xfer_size;
1587
1588 xfer_size = min_t(u16, data_length, BNXT_MAX_PHY_I2C_RESP_SIZE);
1589 data_length -= xfer_size;
1590 req.page_offset = cpu_to_le16(start_addr + byte_offset);
1591 req.data_length = xfer_size;
1592 req.enables = cpu_to_le32(start_addr + byte_offset ?
1593 PORT_PHY_I2C_READ_REQ_ENABLES_PAGE_OFFSET : 0);
1594 mutex_lock(&bp->hwrm_cmd_lock);
1595 rc = _hwrm_send_message(bp, &req, sizeof(req),
1596 HWRM_CMD_TIMEOUT);
1597 if (!rc)
1598 memcpy(buf + byte_offset, output->data, xfer_size);
1599 mutex_unlock(&bp->hwrm_cmd_lock);
1600 byte_offset += xfer_size;
1601 } while (!rc && data_length > 0);
1602
1603 return rc;
1604}
1605
1606static int bnxt_get_module_info(struct net_device *dev,
1607 struct ethtool_modinfo *modinfo)
1608{
1609 struct bnxt *bp = netdev_priv(dev);
1610 struct hwrm_port_phy_i2c_read_input req = {0};
1611 struct hwrm_port_phy_i2c_read_output *output = bp->hwrm_cmd_resp_addr;
1612 int rc;
1613
1614 /* No point in going further if phy status indicates
1615 * module is not inserted or if it is powered down or
1616 * if it is of type 10GBase-T
1617 */
1618 if (bp->link_info.module_status >
1619 PORT_PHY_QCFG_RESP_MODULE_STATUS_WARNINGMSG)
1620 return -EOPNOTSUPP;
1621
1622 /* This feature is not supported in older firmware versions */
1623 if (bp->hwrm_spec_code < 0x10202)
1624 return -EOPNOTSUPP;
1625
1626 bnxt_hwrm_cmd_hdr_init(bp, &req, HWRM_PORT_PHY_I2C_READ, -1, -1);
1627 req.i2c_slave_addr = I2C_DEV_ADDR_A0;
1628 req.page_number = 0;
1629 req.page_offset = cpu_to_le16(SFP_EEPROM_SFF_8472_COMP_ADDR);
1630 req.data_length = SFP_EEPROM_SFF_8472_COMP_SIZE;
1631 req.port_id = cpu_to_le16(bp->pf.port_id);
1632 mutex_lock(&bp->hwrm_cmd_lock);
1633 rc = _hwrm_send_message(bp, &req, sizeof(req), HWRM_CMD_TIMEOUT);
1634 if (!rc) {
1635 u32 module_id = le32_to_cpu(output->data[0]);
1636
1637 switch (module_id) {
1638 case SFF_MODULE_ID_SFP:
1639 modinfo->type = ETH_MODULE_SFF_8472;
1640 modinfo->eeprom_len = ETH_MODULE_SFF_8472_LEN;
1641 break;
1642 case SFF_MODULE_ID_QSFP:
1643 case SFF_MODULE_ID_QSFP_PLUS:
1644 modinfo->type = ETH_MODULE_SFF_8436;
1645 modinfo->eeprom_len = ETH_MODULE_SFF_8436_LEN;
1646 break;
1647 case SFF_MODULE_ID_QSFP28:
1648 modinfo->type = ETH_MODULE_SFF_8636;
1649 modinfo->eeprom_len = ETH_MODULE_SFF_8636_LEN;
1650 break;
1651 default:
1652 rc = -EOPNOTSUPP;
1653 break;
1654 }
1655 }
1656 mutex_unlock(&bp->hwrm_cmd_lock);
1657 return rc;
1658}
1659
1660static int bnxt_get_module_eeprom(struct net_device *dev,
1661 struct ethtool_eeprom *eeprom,
1662 u8 *data)
1663{
1664 struct bnxt *bp = netdev_priv(dev);
1665 u16 start = eeprom->offset, length = eeprom->len;
1666 int rc;
1667
1668 memset(data, 0, eeprom->len);
1669
1670 /* Read A0 portion of the EEPROM */
1671 if (start < ETH_MODULE_SFF_8436_LEN) {
1672 if (start + eeprom->len > ETH_MODULE_SFF_8436_LEN)
1673 length = ETH_MODULE_SFF_8436_LEN - start;
1674 rc = bnxt_read_sfp_module_eeprom_info(bp, I2C_DEV_ADDR_A0, 0,
1675 start, length, data);
1676 if (rc)
1677 return rc;
1678 start += length;
1679 data += length;
1680 length = eeprom->len - length;
1681 }
1682
1683 /* Read A2 portion of the EEPROM */
1684 if (length) {
1685 start -= ETH_MODULE_SFF_8436_LEN;
1686 bnxt_read_sfp_module_eeprom_info(bp, I2C_DEV_ADDR_A2, 1, start,
1687 length, data);
1688 }
1689 return rc;
1690}
1691
c0c050c5 1692const struct ethtool_ops bnxt_ethtool_ops = {
00c04a92
MC		 1693 .get_link_ksettings = bnxt_get_link_ksettings,
1694 .set_link_ksettings = bnxt_set_link_ksettings,
c0c050c5
MC		 1695 .get_pauseparam = bnxt_get_pauseparam,
1696 .set_pauseparam = bnxt_set_pauseparam,
1697 .get_drvinfo = bnxt_get_drvinfo,
1698 .get_coalesce = bnxt_get_coalesce,
1699 .set_coalesce = bnxt_set_coalesce,
1700 .get_msglevel = bnxt_get_msglevel,
1701 .set_msglevel = bnxt_set_msglevel,
1702 .get_sset_count = bnxt_get_sset_count,
1703 .get_strings = bnxt_get_strings,
1704 .get_ethtool_stats = bnxt_get_ethtool_stats,
1705 .set_ringparam = bnxt_set_ringparam,
1706 .get_ringparam = bnxt_get_ringparam,
1707 .get_channels = bnxt_get_channels,
1708 .set_channels = bnxt_set_channels,
1709#ifdef CONFIG_RFS_ACCEL
1710 .get_rxnfc = bnxt_get_rxnfc,
1711#endif
1712 .get_rxfh_indir_size = bnxt_get_rxfh_indir_size,
1713 .get_rxfh_key_size = bnxt_get_rxfh_key_size,
1714 .get_rxfh = bnxt_get_rxfh,
1715 .flash_device = bnxt_flash_device,
1716 .get_eeprom_len = bnxt_get_eeprom_len,
1717 .get_eeprom = bnxt_get_eeprom,
1718 .set_eeprom = bnxt_set_eeprom,
1719 .get_link = bnxt_get_link,
72b34f04
MC		 1720 .get_eee = bnxt_get_eee,
1721 .set_eee = bnxt_set_eee,
42ee18fe
AK		 1722 .get_module_info = bnxt_get_module_info,
1723 .get_module_eeprom = bnxt_get_module_eeprom,
c0c050c5 1724};
Linux kernel - Deliverables
This page took 0.147788 seconds and 5 git commands to generate.