projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
bna: remove open-coded skb_cow_head.
[deliverable/linux.git] / drivers / net / ethernet / broadcom / tg3.c
CommitLineData
1da177e4
LT		 1/*
2 * tg3.c: Broadcom Tigon3 ethernet driver.
3 *
4 * Copyright (C) 2001, 2002, 2003, 2004 David S. Miller (davem@redhat.com)
5 * Copyright (C) 2001, 2002, 2003 Jeff Garzik (jgarzik@pobox.com)
6 * Copyright (C) 2004 Sun Microsystems Inc.
b681b65d 7 * Copyright (C) 2005-2013 Broadcom Corporation.
1da177e4
LT		 8 *
9 * Firmware is:
49cabf49
MC		 10 * Derived from proprietary unpublished source code,
11 * Copyright (C) 2000-2003 Broadcom Corporation.
12 *
13 * Permission is hereby granted for the distribution of this firmware
14 * data in hexadecimal or equivalent format, provided this copyright
15 * notice is accompanying it.
1da177e4
LT		 16 */
17
1da177e4
LT		 18
19#include <linux/module.h>
20#include <linux/moduleparam.h>
6867c843 21#include <linux/stringify.h>
1da177e4
LT		 22#include <linux/kernel.h>
23#include <linux/types.h>
24#include <linux/compiler.h>
25#include <linux/slab.h>
26#include <linux/delay.h>
14c85021 27#include <linux/in.h>
a6b7a407 28#include <linux/interrupt.h>
1da177e4
LT		 29#include <linux/ioport.h>
30#include <linux/pci.h>
31#include <linux/netdevice.h>
32#include <linux/etherdevice.h>
33#include <linux/skbuff.h>
34#include <linux/ethtool.h>
3110f5f5 35#include <linux/mdio.h>
1da177e4 36#include <linux/mii.h>
158d7abd 37#include <linux/phy.h>
a9daf367 38#include <linux/brcmphy.h>
e565eec3 39#include <linux/if.h>
1da177e4
LT		 40#include <linux/if_vlan.h>
41#include <linux/ip.h>
42#include <linux/tcp.h>
43#include <linux/workqueue.h>
61487480 44#include <linux/prefetch.h>
f9a5f7d3 45#include <linux/dma-mapping.h>
077f849d 46#include <linux/firmware.h>
7e6c63f0 47#include <linux/ssb/ssb_driver_gige.h>
aed93e0b
MC		 48#include <linux/hwmon.h>
49#include <linux/hwmon-sysfs.h>
1da177e4
LT		 50
51#include <net/checksum.h>
c9bdd4b5 52#include <net/ip.h>
1da177e4 53
27fd9de8 54#include <linux/io.h>
1da177e4 55#include <asm/byteorder.h>
27fd9de8 56#include <linux/uaccess.h>
1da177e4 57
be947307
MC		 58#include <uapi/linux/net_tstamp.h>
59#include <linux/ptp_clock_kernel.h>
60
49b6e95f 61#ifdef CONFIG_SPARC
1da177e4 62#include <asm/idprom.h>
49b6e95f 63#include <asm/prom.h>
1da177e4
LT		 64#endif
65
63532394
MC		 66#define BAR_0 0
67#define BAR_2 2
68
1da177e4
LT		 69#include "tg3.h"
70
63c3a66f
JP		 71/* Functions & macros to verify TG3_FLAGS types */
72
73static inline int _tg3_flag(enum TG3_FLAGS flag, unsigned long *bits)
74{
75 return test_bit(flag, bits);
76}
77
78static inline void _tg3_flag_set(enum TG3_FLAGS flag, unsigned long *bits)
79{
80 set_bit(flag, bits);
81}
82
83static inline void _tg3_flag_clear(enum TG3_FLAGS flag, unsigned long *bits)
84{
85 clear_bit(flag, bits);
86}
87
88#define tg3_flag(tp, flag) \
89 _tg3_flag(TG3_FLAG_##flag, (tp)->tg3_flags)
90#define tg3_flag_set(tp, flag) \
91 _tg3_flag_set(TG3_FLAG_##flag, (tp)->tg3_flags)
92#define tg3_flag_clear(tp, flag) \
93 _tg3_flag_clear(TG3_FLAG_##flag, (tp)->tg3_flags)
94
1da177e4 95#define DRV_MODULE_NAME "tg3"
6867c843 96#define TG3_MAJ_NUM 3
20170e77 97#define TG3_MIN_NUM 136
6867c843
MC		 98#define DRV_MODULE_VERSION \
99 __stringify(TG3_MAJ_NUM) "." __stringify(TG3_MIN_NUM)
20170e77 100#define DRV_MODULE_RELDATE "Jan 03, 2014"
1da177e4 101
fd6d3f0e
MC		 102#define RESET_KIND_SHUTDOWN 0
103#define RESET_KIND_INIT 1
104#define RESET_KIND_SUSPEND 2
105
1da177e4
LT		 106#define TG3_DEF_RX_MODE 0
107#define TG3_DEF_TX_MODE 0
108#define TG3_DEF_MSG_ENABLE \
109 (NETIF_MSG_DRV | \
110 NETIF_MSG_PROBE | \
111 NETIF_MSG_LINK | \
112 NETIF_MSG_TIMER | \
113 NETIF_MSG_IFDOWN | \
114 NETIF_MSG_IFUP | \
115 NETIF_MSG_RX_ERR | \
116 NETIF_MSG_TX_ERR)
117
520b2756
MC		 118#define TG3_GRC_LCLCTL_PWRSW_DELAY 100
119
1da177e4
LT		 120/* length of time before we decide the hardware is borked,
121 * and dev->tx_timeout() should be called to fix the problem
122 */
63c3a66f 123
1da177e4
LT		 124#define TG3_TX_TIMEOUT (5 * HZ)
125
126/* hardware minimum and maximum for a single frame's data payload */
127#define TG3_MIN_MTU 60
128#define TG3_MAX_MTU(tp) \
63c3a66f 129 (tg3_flag(tp, JUMBO_CAPABLE) ? 9000 : 1500)
1da177e4
LT		 130
131/* These numbers seem to be hard coded in the NIC firmware somehow.
132 * You can't change the ring sizes, but you can change where you place
133 * them in the NIC onboard memory.
134 */
7cb32cf2 135#define TG3_RX_STD_RING_SIZE(tp) \
63c3a66f 136 (tg3_flag(tp, LRG_PROD_RING_CAP) ? \
de9f5230 137 TG3_RX_STD_MAX_SIZE_5717 : TG3_RX_STD_MAX_SIZE_5700)
1da177e4 138#define TG3_DEF_RX_RING_PENDING 200
7cb32cf2 139#define TG3_RX_JMB_RING_SIZE(tp) \
63c3a66f 140 (tg3_flag(tp, LRG_PROD_RING_CAP) ? \
de9f5230 141 TG3_RX_JMB_MAX_SIZE_5717 : TG3_RX_JMB_MAX_SIZE_5700)
1da177e4
LT		 142#define TG3_DEF_RX_JUMBO_RING_PENDING 100
143
144/* Do not place this n-ring entries value into the tp struct itself,
145 * we really want to expose these constants to GCC so that modulo et
146 * al. operations are done with shifts and masks instead of with
147 * hw multiply/modulo instructions. Another solution would be to
148 * replace things like '% foo' with '& (foo - 1)'.
149 */
1da177e4
LT		 150
151#define TG3_TX_RING_SIZE 512
152#define TG3_DEF_TX_RING_PENDING (TG3_TX_RING_SIZE - 1)
153
2c49a44d
MC		 154#define TG3_RX_STD_RING_BYTES(tp) \
155 (sizeof(struct tg3_rx_buffer_desc) * TG3_RX_STD_RING_SIZE(tp))
156#define TG3_RX_JMB_RING_BYTES(tp) \
157 (sizeof(struct tg3_ext_rx_buffer_desc) * TG3_RX_JMB_RING_SIZE(tp))
158#define TG3_RX_RCB_RING_BYTES(tp) \
7cb32cf2 159 (sizeof(struct tg3_rx_buffer_desc) * (tp->rx_ret_ring_mask + 1))
1da177e4
LT		 160#define TG3_TX_RING_BYTES (sizeof(struct tg3_tx_buffer_desc) * \
161 TG3_TX_RING_SIZE)
1da177e4
LT		 162#define NEXT_TX(N) (((N) + 1) & (TG3_TX_RING_SIZE - 1))
163
287be12e
MC		 164#define TG3_DMA_BYTE_ENAB 64
165
166#define TG3_RX_STD_DMA_SZ 1536
167#define TG3_RX_JMB_DMA_SZ 9046
168
169#define TG3_RX_DMA_TO_MAP_SZ(x) ((x) + TG3_DMA_BYTE_ENAB)
170
171#define TG3_RX_STD_MAP_SZ TG3_RX_DMA_TO_MAP_SZ(TG3_RX_STD_DMA_SZ)
172#define TG3_RX_JMB_MAP_SZ TG3_RX_DMA_TO_MAP_SZ(TG3_RX_JMB_DMA_SZ)
1da177e4 173
2c49a44d
MC		 174#define TG3_RX_STD_BUFF_RING_SIZE(tp) \
175 (sizeof(struct ring_info) * TG3_RX_STD_RING_SIZE(tp))
2b2cdb65 176
2c49a44d
MC		 177#define TG3_RX_JMB_BUFF_RING_SIZE(tp) \
178 (sizeof(struct ring_info) * TG3_RX_JMB_RING_SIZE(tp))
2b2cdb65 179
d2757fc4
MC		 180/* Due to a hardware bug, the 5701 can only DMA to memory addresses
181 * that are at least dword aligned when used in PCIX mode. The driver
182 * works around this bug by double copying the packet. This workaround
183 * is built into the normal double copy length check for efficiency.
184 *
185 * However, the double copy is only necessary on those architectures
186 * where unaligned memory accesses are inefficient. For those architectures
187 * where unaligned memory accesses incur little penalty, we can reintegrate
188 * the 5701 in the normal rx path. Doing so saves a device structure
189 * dereference by hardcoding the double copy threshold in place.
190 */
191#define TG3_RX_COPY_THRESHOLD 256
192#if NET_IP_ALIGN == 0 || defined(CONFIG_HAVE_EFFICIENT_UNALIGNED_ACCESS)
193 #define TG3_RX_COPY_THRESH(tp) TG3_RX_COPY_THRESHOLD
194#else
195 #define TG3_RX_COPY_THRESH(tp) ((tp)->rx_copy_thresh)
196#endif
197
81389f57
MC		 198#if (NET_IP_ALIGN != 0)
199#define TG3_RX_OFFSET(tp) ((tp)->rx_offset)
200#else
9205fd9c 201#define TG3_RX_OFFSET(tp) (NET_SKB_PAD)
81389f57
MC		 202#endif
203
1da177e4 204/* minimum number of free TX descriptors required to wake up TX process */
f3f3f27e 205#define TG3_TX_WAKEUP_THRESH(tnapi) ((tnapi)->tx_pending / 4)
55086ad9 206#define TG3_TX_BD_DMA_MAX_2K 2048
a4cb428d 207#define TG3_TX_BD_DMA_MAX_4K 4096
1da177e4 208
ad829268
MC		 209#define TG3_RAW_IP_ALIGN 2
210
e565eec3
MC		 211#define TG3_MAX_UCAST_ADDR(tp) (tg3_flag((tp), ENABLE_ASF) ? 2 : 3)
212#define TG3_UCAST_ADDR_IDX(tp) (tg3_flag((tp), ENABLE_ASF) ? 2 : 1)
213
c6cdf436 214#define TG3_FW_UPDATE_TIMEOUT_SEC 5
21f7638e 215#define TG3_FW_UPDATE_FREQ_SEC (TG3_FW_UPDATE_TIMEOUT_SEC / 2)
c6cdf436 216
077f849d 217#define FIRMWARE_TG3 "tigon/tg3.bin"
c4dab506 218#define FIRMWARE_TG357766 "tigon/tg357766.bin"
077f849d
JSR		 219#define FIRMWARE_TG3TSO "tigon/tg3_tso.bin"
220#define FIRMWARE_TG3TSO5 "tigon/tg3_tso5.bin"
221
229b1ad1 222static char version[] =
05dbe005 223 DRV_MODULE_NAME ".c:v" DRV_MODULE_VERSION " (" DRV_MODULE_RELDATE ")";
1da177e4
LT		 224
225MODULE_AUTHOR("David S. Miller (davem@redhat.com) and Jeff Garzik (jgarzik@pobox.com)");
226MODULE_DESCRIPTION("Broadcom Tigon3 ethernet driver");
227MODULE_LICENSE("GPL");
228MODULE_VERSION(DRV_MODULE_VERSION);
077f849d
JSR		 229MODULE_FIRMWARE(FIRMWARE_TG3);
230MODULE_FIRMWARE(FIRMWARE_TG3TSO);
231MODULE_FIRMWARE(FIRMWARE_TG3TSO5);
232
1da177e4
LT		 233static int tg3_debug = -1; /* -1 == use TG3_DEF_MSG_ENABLE as value */
234module_param(tg3_debug, int, 0);
235MODULE_PARM_DESC(tg3_debug, "Tigon3 bitmapped debugging message enable value");
236
3d567e0e
NNS		 237#define TG3_DRV_DATA_FLAG_10_100_ONLY 0x0001
238#define TG3_DRV_DATA_FLAG_5705_10_100 0x0002
239
a3aa1884 240static DEFINE_PCI_DEVICE_TABLE(tg3_pci_tbl) = {
13185217
HK		 241 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5700)},
242 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5701)},
243 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5702)},
244 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5703)},
245 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5704)},
246 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5702FE)},
247 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5705)},
248 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5705_2)},
249 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5705M)},
250 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5705M_2)},
251 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5702X)},
252 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5703X)},
253 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5704S)},
254 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5702A3)},
255 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5703A3)},
256 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5782)},
257 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5788)},
258 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5789)},
3d567e0e
NNS		 259 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5901),
260 .driver_data = TG3_DRV_DATA_FLAG_10_100_ONLY |
261 TG3_DRV_DATA_FLAG_5705_10_100},
262 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5901_2),
263 .driver_data = TG3_DRV_DATA_FLAG_10_100_ONLY |
264 TG3_DRV_DATA_FLAG_5705_10_100},
13185217 265 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5704S_2)},
3d567e0e
NNS		 266 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5705F),
267 .driver_data = TG3_DRV_DATA_FLAG_10_100_ONLY |
268 TG3_DRV_DATA_FLAG_5705_10_100},
13185217 269 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5721)},
126a3368 270 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5722)},
7e6c63f0 271 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5750)},
13185217 272 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5751)},
13185217 273 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5751M)},
3d567e0e
NNS		 274 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5751F),
275 .driver_data = TG3_DRV_DATA_FLAG_10_100_ONLY},
13185217
HK		 276 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5752)},
277 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5752M)},
278 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5753)},
279 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5753M)},
3d567e0e
NNS		 280 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5753F),
281 .driver_data = TG3_DRV_DATA_FLAG_10_100_ONLY},
13185217
HK		 282 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5754)},
283 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5754M)},
284 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5755)},
285 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5755M)},
126a3368 286 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5756)},
13185217
HK		 287 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5786)},
288 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5787)},
3d567e0e
NNS		 289 {PCI_DEVICE_SUB(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_5787M,
290 PCI_VENDOR_ID_LENOVO,
291 TG3PCI_SUBDEVICE_ID_LENOVO_5787M),
292 .driver_data = TG3_DRV_DATA_FLAG_10_100_ONLY},
13185217 293 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5787M)},
3d567e0e
NNS		 294 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5787F),
295 .driver_data = TG3_DRV_DATA_FLAG_10_100_ONLY},
13185217
HK		 296 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5714)},
297 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5714S)},
298 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5715)},
299 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5715S)},
300 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5780)},
301 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5780S)},
302 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5781)},
b5d3772c
MC		 303 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5906)},
304 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5906M)},
d30cdd28
MC		 305 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5784)},
306 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5764)},
6c7af27c 307 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5723)},
9936bcf6
MC		 308 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5761)},
309 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5761E)},
c88e668b
MC		 310 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_5761S)},
311 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_5761SE)},
2befdcea
MC		 312 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_5785_G)},
313 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_5785_F)},
3d567e0e
NNS		 314 {PCI_DEVICE_SUB(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57780,
315 PCI_VENDOR_ID_AI, TG3PCI_SUBDEVICE_ID_ACER_57780_A),
316 .driver_data = TG3_DRV_DATA_FLAG_10_100_ONLY},
317 {PCI_DEVICE_SUB(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57780,
318 PCI_VENDOR_ID_AI, TG3PCI_SUBDEVICE_ID_ACER_57780_B),
319 .driver_data = TG3_DRV_DATA_FLAG_10_100_ONLY},
321d32a0
MC		 320 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57780)},
321 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57760)},
3d567e0e
NNS		 322 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57790),
323 .driver_data = TG3_DRV_DATA_FLAG_10_100_ONLY},
5e7ccf20 324 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57788)},
5001e2f6 325 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_5717)},
79d49695 326 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_5717_C)},
5001e2f6 327 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_5718)},
b0f75221
MC		 328 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57781)},
329 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57785)},
330 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57761)},
331 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57765)},
3d567e0e
NNS		 332 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57791),
333 .driver_data = TG3_DRV_DATA_FLAG_10_100_ONLY},
334 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57795),
335 .driver_data = TG3_DRV_DATA_FLAG_10_100_ONLY},
302b500b 336 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_5719)},
ba1f3c76 337 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_5720)},
02eca3f5 338 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57762)},
d3f677af 339 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57766)},
c86a8560
MC		 340 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_5762)},
341 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_5725)},
342 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_5727)},
68273712
NS		 343 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57764)},
344 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57767)},
345 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57787)},
346 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57782)},
347 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57786)},
13185217
HK		 348 {PCI_DEVICE(PCI_VENDOR_ID_SYSKONNECT, PCI_DEVICE_ID_SYSKONNECT_9DXX)},
349 {PCI_DEVICE(PCI_VENDOR_ID_SYSKONNECT, PCI_DEVICE_ID_SYSKONNECT_9MXX)},
350 {PCI_DEVICE(PCI_VENDOR_ID_ALTIMA, PCI_DEVICE_ID_ALTIMA_AC1000)},
351 {PCI_DEVICE(PCI_VENDOR_ID_ALTIMA, PCI_DEVICE_ID_ALTIMA_AC1001)},
352 {PCI_DEVICE(PCI_VENDOR_ID_ALTIMA, PCI_DEVICE_ID_ALTIMA_AC1003)},
353 {PCI_DEVICE(PCI_VENDOR_ID_ALTIMA, PCI_DEVICE_ID_ALTIMA_AC9100)},
354 {PCI_DEVICE(PCI_VENDOR_ID_APPLE, PCI_DEVICE_ID_APPLE_TIGON3)},
1dcb14d9 355 {PCI_DEVICE(0x10cf, 0x11a2)}, /* Fujitsu 1000base-SX with BCM5703SKHB */
13185217 356 {}
1da177e4
LT		 357};
358
359MODULE_DEVICE_TABLE(pci, tg3_pci_tbl);
360
50da859d 361static const struct {
1da177e4 362 const char string[ETH_GSTRING_LEN];
48fa55a0 363} ethtool_stats_keys[] = {
1da177e4
LT		 364 { "rx_octets" },
365 { "rx_fragments" },
366 { "rx_ucast_packets" },
367 { "rx_mcast_packets" },
368 { "rx_bcast_packets" },
369 { "rx_fcs_errors" },
370 { "rx_align_errors" },
371 { "rx_xon_pause_rcvd" },
372 { "rx_xoff_pause_rcvd" },
373 { "rx_mac_ctrl_rcvd" },
374 { "rx_xoff_entered" },
375 { "rx_frame_too_long_errors" },
376 { "rx_jabbers" },
377 { "rx_undersize_packets" },
378 { "rx_in_length_errors" },
379 { "rx_out_length_errors" },
380 { "rx_64_or_less_octet_packets" },
381 { "rx_65_to_127_octet_packets" },
382 { "rx_128_to_255_octet_packets" },
383 { "rx_256_to_511_octet_packets" },
384 { "rx_512_to_1023_octet_packets" },
385 { "rx_1024_to_1522_octet_packets" },
386 { "rx_1523_to_2047_octet_packets" },
387 { "rx_2048_to_4095_octet_packets" },
388 { "rx_4096_to_8191_octet_packets" },
389 { "rx_8192_to_9022_octet_packets" },
390
391 { "tx_octets" },
392 { "tx_collisions" },
393
394 { "tx_xon_sent" },
395 { "tx_xoff_sent" },
396 { "tx_flow_control" },
397 { "tx_mac_errors" },
398 { "tx_single_collisions" },
399 { "tx_mult_collisions" },
400 { "tx_deferred" },
401 { "tx_excessive_collisions" },
402 { "tx_late_collisions" },
403 { "tx_collide_2times" },
404 { "tx_collide_3times" },
405 { "tx_collide_4times" },
406 { "tx_collide_5times" },
407 { "tx_collide_6times" },
408 { "tx_collide_7times" },
409 { "tx_collide_8times" },
410 { "tx_collide_9times" },
411 { "tx_collide_10times" },
412 { "tx_collide_11times" },
413 { "tx_collide_12times" },
414 { "tx_collide_13times" },
415 { "tx_collide_14times" },
416 { "tx_collide_15times" },
417 { "tx_ucast_packets" },
418 { "tx_mcast_packets" },
419 { "tx_bcast_packets" },
420 { "tx_carrier_sense_errors" },
421 { "tx_discards" },
422 { "tx_errors" },
423
424 { "dma_writeq_full" },
425 { "dma_write_prioq_full" },
426 { "rxbds_empty" },
427 { "rx_discards" },
428 { "rx_errors" },
429 { "rx_threshold_hit" },
430
431 { "dma_readq_full" },
432 { "dma_read_prioq_full" },
433 { "tx_comp_queue_full" },
434
435 { "ring_set_send_prod_index" },
436 { "ring_status_update" },
437 { "nic_irqs" },
438 { "nic_avoided_irqs" },
4452d099
MC		 439 { "nic_tx_threshold_hit" },
440
441 { "mbuf_lwm_thresh_hit" },
1da177e4
LT		 442};
443
48fa55a0 444#define TG3_NUM_STATS ARRAY_SIZE(ethtool_stats_keys)
93df8b8f
NNS		 445#define TG3_NVRAM_TEST 0
446#define TG3_LINK_TEST 1
447#define TG3_REGISTER_TEST 2
448#define TG3_MEMORY_TEST 3
449#define TG3_MAC_LOOPB_TEST 4
450#define TG3_PHY_LOOPB_TEST 5
451#define TG3_EXT_LOOPB_TEST 6
452#define TG3_INTERRUPT_TEST 7
48fa55a0
MC		 453
454
50da859d 455static const struct {
4cafd3f5 456 const char string[ETH_GSTRING_LEN];
48fa55a0 457} ethtool_test_keys[] = {
93df8b8f
NNS		 458 [TG3_NVRAM_TEST] = { "nvram test (online) " },
459 [TG3_LINK_TEST] = { "link test (online) " },
460 [TG3_REGISTER_TEST] = { "register test (offline)" },
461 [TG3_MEMORY_TEST] = { "memory test (offline)" },
462 [TG3_MAC_LOOPB_TEST] = { "mac loopback test (offline)" },
463 [TG3_PHY_LOOPB_TEST] = { "phy loopback test (offline)" },
464 [TG3_EXT_LOOPB_TEST] = { "ext loopback test (offline)" },
465 [TG3_INTERRUPT_TEST] = { "interrupt test (offline)" },
4cafd3f5
MC		 466};
467
48fa55a0
MC		 468#define TG3_NUM_TEST ARRAY_SIZE(ethtool_test_keys)
469
470
b401e9e2
MC		 471static void tg3_write32(struct tg3 *tp, u32 off, u32 val)
472{
473 writel(val, tp->regs + off);
474}
475
476static u32 tg3_read32(struct tg3 *tp, u32 off)
477{
de6f31eb 478 return readl(tp->regs + off);
b401e9e2
MC		 479}
480
0d3031d9
MC		 481static void tg3_ape_write32(struct tg3 *tp, u32 off, u32 val)
482{
483 writel(val, tp->aperegs + off);
484}
485
486static u32 tg3_ape_read32(struct tg3 *tp, u32 off)
487{
de6f31eb 488 return readl(tp->aperegs + off);
0d3031d9
MC		 489}
490
1da177e4
LT		 491static void tg3_write_indirect_reg32(struct tg3 *tp, u32 off, u32 val)
492{
6892914f
MC		 493 unsigned long flags;
494
495 spin_lock_irqsave(&tp->indirect_lock, flags);
1ee582d8
MC		 496 pci_write_config_dword(tp->pdev, TG3PCI_REG_BASE_ADDR, off);
497 pci_write_config_dword(tp->pdev, TG3PCI_REG_DATA, val);
6892914f 498 spin_unlock_irqrestore(&tp->indirect_lock, flags);
1ee582d8
MC		 499}
500
501static void tg3_write_flush_reg32(struct tg3 *tp, u32 off, u32 val)
502{
503 writel(val, tp->regs + off);
504 readl(tp->regs + off);
1da177e4
LT		 505}
506
6892914f 507static u32 tg3_read_indirect_reg32(struct tg3 *tp, u32 off)
1da177e4 508{
6892914f
MC		 509 unsigned long flags;
510 u32 val;
511
512 spin_lock_irqsave(&tp->indirect_lock, flags);
513 pci_write_config_dword(tp->pdev, TG3PCI_REG_BASE_ADDR, off);
514 pci_read_config_dword(tp->pdev, TG3PCI_REG_DATA, &val);
515 spin_unlock_irqrestore(&tp->indirect_lock, flags);
516 return val;
517}
518
519static void tg3_write_indirect_mbox(struct tg3 *tp, u32 off, u32 val)
520{
521 unsigned long flags;
522
523 if (off == (MAILBOX_RCVRET_CON_IDX_0 + TG3_64BIT_REG_LOW)) {
524 pci_write_config_dword(tp->pdev, TG3PCI_RCV_RET_RING_CON_IDX +
525 TG3_64BIT_REG_LOW, val);
526 return;
527 }
66711e66 528 if (off == TG3_RX_STD_PROD_IDX_REG) {
6892914f
MC		 529 pci_write_config_dword(tp->pdev, TG3PCI_STD_RING_PROD_IDX +
530 TG3_64BIT_REG_LOW, val);
531 return;
1da177e4 532 }
6892914f
MC		 533
534 spin_lock_irqsave(&tp->indirect_lock, flags);
535 pci_write_config_dword(tp->pdev, TG3PCI_REG_BASE_ADDR, off + 0x5600);
536 pci_write_config_dword(tp->pdev, TG3PCI_REG_DATA, val);
537 spin_unlock_irqrestore(&tp->indirect_lock, flags);
538
539 /* In indirect mode when disabling interrupts, we also need
540 * to clear the interrupt bit in the GRC local ctrl register.
541 */
542 if ((off == (MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW)) &&
543 (val == 0x1)) {
544 pci_write_config_dword(tp->pdev, TG3PCI_MISC_LOCAL_CTRL,
545 tp->grc_local_ctrl|GRC_LCLCTRL_CLEARINT);
546 }
547}
548
549static u32 tg3_read_indirect_mbox(struct tg3 *tp, u32 off)
550{
551 unsigned long flags;
552 u32 val;
553
554 spin_lock_irqsave(&tp->indirect_lock, flags);
555 pci_write_config_dword(tp->pdev, TG3PCI_REG_BASE_ADDR, off + 0x5600);
556 pci_read_config_dword(tp->pdev, TG3PCI_REG_DATA, &val);
557 spin_unlock_irqrestore(&tp->indirect_lock, flags);
558 return val;
559}
560
b401e9e2
MC		 561/* usec_wait specifies the wait time in usec when writing to certain registers
562 * where it is unsafe to read back the register without some delay.
563 * GRC_LOCAL_CTRL is one example if the GPIOs are toggled to switch power.
564 * TG3PCI_CLOCK_CTRL is another example if the clock frequencies are changed.
565 */
566static void _tw32_flush(struct tg3 *tp, u32 off, u32 val, u32 usec_wait)
6892914f 567{
63c3a66f 568 if (tg3_flag(tp, PCIX_TARGET_HWBUG) || tg3_flag(tp, ICH_WORKAROUND))
b401e9e2
MC		 569 /* Non-posted methods */
570 tp->write32(tp, off, val);
571 else {
572 /* Posted method */
573 tg3_write32(tp, off, val);
574 if (usec_wait)
575 udelay(usec_wait);
576 tp->read32(tp, off);
577 }
578 /* Wait again after the read for the posted method to guarantee that
579 * the wait time is met.
580 */
581 if (usec_wait)
582 udelay(usec_wait);
1da177e4
LT		 583}
584
09ee929c
MC		 585static inline void tw32_mailbox_flush(struct tg3 *tp, u32 off, u32 val)
586{
587 tp->write32_mbox(tp, off, val);
7e6c63f0
HM		 588 if (tg3_flag(tp, FLUSH_POSTED_WRITES) ||
589 (!tg3_flag(tp, MBOX_WRITE_REORDER) &&
590 !tg3_flag(tp, ICH_WORKAROUND)))
6892914f 591 tp->read32_mbox(tp, off);
09ee929c
MC		 592}
593
20094930 594static void tg3_write32_tx_mbox(struct tg3 *tp, u32 off, u32 val)
1da177e4
LT		 595{
596 void __iomem *mbox = tp->regs + off;
597 writel(val, mbox);
63c3a66f 598 if (tg3_flag(tp, TXD_MBOX_HWBUG))
1da177e4 599 writel(val, mbox);
7e6c63f0
HM		 600 if (tg3_flag(tp, MBOX_WRITE_REORDER) ||
601 tg3_flag(tp, FLUSH_POSTED_WRITES))
1da177e4
LT		 602 readl(mbox);
603}
604
b5d3772c
MC		 605static u32 tg3_read32_mbox_5906(struct tg3 *tp, u32 off)
606{
de6f31eb 607 return readl(tp->regs + off + GRCMBOX_BASE);
b5d3772c
MC		 608}
609
610static void tg3_write32_mbox_5906(struct tg3 *tp, u32 off, u32 val)
611{
612 writel(val, tp->regs + off + GRCMBOX_BASE);
613}
614
c6cdf436 615#define tw32_mailbox(reg, val) tp->write32_mbox(tp, reg, val)
09ee929c 616#define tw32_mailbox_f(reg, val) tw32_mailbox_flush(tp, (reg), (val))
c6cdf436
MC		 617#define tw32_rx_mbox(reg, val) tp->write32_rx_mbox(tp, reg, val)
618#define tw32_tx_mbox(reg, val) tp->write32_tx_mbox(tp, reg, val)
619#define tr32_mailbox(reg) tp->read32_mbox(tp, reg)
20094930 620
c6cdf436
MC		 621#define tw32(reg, val) tp->write32(tp, reg, val)
622#define tw32_f(reg, val) _tw32_flush(tp, (reg), (val), 0)
623#define tw32_wait_f(reg, val, us) _tw32_flush(tp, (reg), (val), (us))
624#define tr32(reg) tp->read32(tp, reg)
1da177e4
LT		 625
626static void tg3_write_mem(struct tg3 *tp, u32 off, u32 val)
627{
6892914f
MC		 628 unsigned long flags;
629
4153577a 630 if (tg3_asic_rev(tp) == ASIC_REV_5906 &&
b5d3772c
MC		 631 (off >= NIC_SRAM_STATS_BLK) && (off < NIC_SRAM_TX_BUFFER_DESC))
632 return;
633
6892914f 634 spin_lock_irqsave(&tp->indirect_lock, flags);
63c3a66f 635 if (tg3_flag(tp, SRAM_USE_CONFIG)) {
bbadf503
MC		 636 pci_write_config_dword(tp->pdev, TG3PCI_MEM_WIN_BASE_ADDR, off);
637 pci_write_config_dword(tp->pdev, TG3PCI_MEM_WIN_DATA, val);
1da177e4 638
bbadf503
MC		 639 /* Always leave this as zero. */
640 pci_write_config_dword(tp->pdev, TG3PCI_MEM_WIN_BASE_ADDR, 0);
641 } else {
642 tw32_f(TG3PCI_MEM_WIN_BASE_ADDR, off);
643 tw32_f(TG3PCI_MEM_WIN_DATA, val);
28fbef78 644
bbadf503
MC		 645 /* Always leave this as zero. */
646 tw32_f(TG3PCI_MEM_WIN_BASE_ADDR, 0);
647 }
648 spin_unlock_irqrestore(&tp->indirect_lock, flags);
758a6139
DM		 649}
650
1da177e4
LT		 651static void tg3_read_mem(struct tg3 *tp, u32 off, u32 *val)
652{
6892914f
MC		 653 unsigned long flags;
654
4153577a 655 if (tg3_asic_rev(tp) == ASIC_REV_5906 &&
b5d3772c
MC		 656 (off >= NIC_SRAM_STATS_BLK) && (off < NIC_SRAM_TX_BUFFER_DESC)) {
657 *val = 0;
658 return;
659 }
660
6892914f 661 spin_lock_irqsave(&tp->indirect_lock, flags);
63c3a66f 662 if (tg3_flag(tp, SRAM_USE_CONFIG)) {
bbadf503
MC		 663 pci_write_config_dword(tp->pdev, TG3PCI_MEM_WIN_BASE_ADDR, off);
664 pci_read_config_dword(tp->pdev, TG3PCI_MEM_WIN_DATA, val);
1da177e4 665
bbadf503
MC		 666 /* Always leave this as zero. */
667 pci_write_config_dword(tp->pdev, TG3PCI_MEM_WIN_BASE_ADDR, 0);
668 } else {
669 tw32_f(TG3PCI_MEM_WIN_BASE_ADDR, off);
670 *val = tr32(TG3PCI_MEM_WIN_DATA);
671
672 /* Always leave this as zero. */
673 tw32_f(TG3PCI_MEM_WIN_BASE_ADDR, 0);
674 }
6892914f 675 spin_unlock_irqrestore(&tp->indirect_lock, flags);
1da177e4
LT		 676}
677
0d3031d9
MC		 678static void tg3_ape_lock_init(struct tg3 *tp)
679{
680 int i;
6f5c8f83 681 u32 regbase, bit;
f92d9dc1 682
4153577a 683 if (tg3_asic_rev(tp) == ASIC_REV_5761)
f92d9dc1
MC		 684 regbase = TG3_APE_LOCK_GRANT;
685 else
686 regbase = TG3_APE_PER_LOCK_GRANT;
0d3031d9
MC		 687
688 /* Make sure the driver hasn't any stale locks. */
78f94dc7
MC		 689 for (i = TG3_APE_LOCK_PHY0; i <= TG3_APE_LOCK_GPIO; i++) {
690 switch (i) {
691 case TG3_APE_LOCK_PHY0:
692 case TG3_APE_LOCK_PHY1:
693 case TG3_APE_LOCK_PHY2:
694 case TG3_APE_LOCK_PHY3:
695 bit = APE_LOCK_GRANT_DRIVER;
696 break;
697 default:
698 if (!tp->pci_fn)
699 bit = APE_LOCK_GRANT_DRIVER;
700 else
701 bit = 1 << tp->pci_fn;
702 }
703 tg3_ape_write32(tp, regbase + 4 * i, bit);
6f5c8f83
MC		 704 }
705
0d3031d9
MC		 706}
707
708static int tg3_ape_lock(struct tg3 *tp, int locknum)
709{
710 int i, off;
711 int ret = 0;
6f5c8f83 712 u32 status, req, gnt, bit;
0d3031d9 713
63c3a66f 714 if (!tg3_flag(tp, ENABLE_APE))
0d3031d9
MC		 715 return 0;
716
717 switch (locknum) {
6f5c8f83 718 case TG3_APE_LOCK_GPIO:
4153577a 719 if (tg3_asic_rev(tp) == ASIC_REV_5761)
6f5c8f83 720 return 0;
33f401ae
MC		 721 case TG3_APE_LOCK_GRC:
722 case TG3_APE_LOCK_MEM:
78f94dc7
MC		 723 if (!tp->pci_fn)
724 bit = APE_LOCK_REQ_DRIVER;
725 else
726 bit = 1 << tp->pci_fn;
33f401ae 727 break;
8151ad57
MC		 728 case TG3_APE_LOCK_PHY0:
729 case TG3_APE_LOCK_PHY1:
730 case TG3_APE_LOCK_PHY2:
731 case TG3_APE_LOCK_PHY3:
732 bit = APE_LOCK_REQ_DRIVER;
733 break;
33f401ae
MC		 734 default:
735 return -EINVAL;
0d3031d9
MC		 736 }
737
4153577a 738 if (tg3_asic_rev(tp) == ASIC_REV_5761) {
f92d9dc1
MC		 739 req = TG3_APE_LOCK_REQ;
740 gnt = TG3_APE_LOCK_GRANT;
741 } else {
742 req = TG3_APE_PER_LOCK_REQ;
743 gnt = TG3_APE_PER_LOCK_GRANT;
744 }
745
0d3031d9
MC		 746 off = 4 * locknum;
747
6f5c8f83 748 tg3_ape_write32(tp, req + off, bit);
0d3031d9
MC		 749
750 /* Wait for up to 1 millisecond to acquire lock. */
751 for (i = 0; i < 100; i++) {
f92d9dc1 752 status = tg3_ape_read32(tp, gnt + off);
6f5c8f83 753 if (status == bit)
0d3031d9 754 break;
6d446ec3
GS		 755 if (pci_channel_offline(tp->pdev))
756 break;
757
0d3031d9
MC		 758 udelay(10);
759 }
760
6f5c8f83 761 if (status != bit) {
0d3031d9 762 /* Revoke the lock request. */
6f5c8f83 763 tg3_ape_write32(tp, gnt + off, bit);
0d3031d9
MC		 764 ret = -EBUSY;
765 }
766
767 return ret;
768}
769
770static void tg3_ape_unlock(struct tg3 *tp, int locknum)
771{
6f5c8f83 772 u32 gnt, bit;
0d3031d9 773
63c3a66f 774 if (!tg3_flag(tp, ENABLE_APE))
0d3031d9
MC		 775 return;
776
777 switch (locknum) {
6f5c8f83 778 case TG3_APE_LOCK_GPIO:
4153577a 779 if (tg3_asic_rev(tp) == ASIC_REV_5761)
6f5c8f83 780 return;
33f401ae
MC		 781 case TG3_APE_LOCK_GRC:
782 case TG3_APE_LOCK_MEM:
78f94dc7
MC		 783 if (!tp->pci_fn)
784 bit = APE_LOCK_GRANT_DRIVER;
785 else
786 bit = 1 << tp->pci_fn;
33f401ae 787 break;
8151ad57
MC		 788 case TG3_APE_LOCK_PHY0:
789 case TG3_APE_LOCK_PHY1:
790 case TG3_APE_LOCK_PHY2:
791 case TG3_APE_LOCK_PHY3:
792 bit = APE_LOCK_GRANT_DRIVER;
793 break;
33f401ae
MC		 794 default:
795 return;
0d3031d9
MC		 796 }
797
4153577a 798 if (tg3_asic_rev(tp) == ASIC_REV_5761)
f92d9dc1
MC		 799 gnt = TG3_APE_LOCK_GRANT;
800 else
801 gnt = TG3_APE_PER_LOCK_GRANT;
802
6f5c8f83 803 tg3_ape_write32(tp, gnt + 4 * locknum, bit);
0d3031d9
MC		 804}
805
b65a372b 806static int tg3_ape_event_lock(struct tg3 *tp, u32 timeout_us)
fd6d3f0e 807{
fd6d3f0e
MC		 808 u32 apedata;
809
b65a372b
MC		 810 while (timeout_us) {
811 if (tg3_ape_lock(tp, TG3_APE_LOCK_MEM))
812 return -EBUSY;
813
814 apedata = tg3_ape_read32(tp, TG3_APE_EVENT_STATUS);
815 if (!(apedata & APE_EVENT_STATUS_EVENT_PENDING))
816 break;
817
818 tg3_ape_unlock(tp, TG3_APE_LOCK_MEM);
819
820 udelay(10);
821 timeout_us -= (timeout_us > 10) ? 10 : timeout_us;
822 }
823
824 return timeout_us ? 0 : -EBUSY;
825}
826
cf8d55ae
MC		 827static int tg3_ape_wait_for_event(struct tg3 *tp, u32 timeout_us)
828{
829 u32 i, apedata;
830
831 for (i = 0; i < timeout_us / 10; i++) {
832 apedata = tg3_ape_read32(tp, TG3_APE_EVENT_STATUS);
833
834 if (!(apedata & APE_EVENT_STATUS_EVENT_PENDING))
835 break;
836
837 udelay(10);
838 }
839
840 return i == timeout_us / 10;
841}
842
86449944
MC		 843static int tg3_ape_scratchpad_read(struct tg3 *tp, u32 *data, u32 base_off,
844 u32 len)
cf8d55ae
MC		 845{
846 int err;
847 u32 i, bufoff, msgoff, maxlen, apedata;
848
849 if (!tg3_flag(tp, APE_HAS_NCSI))
850 return 0;
851
852 apedata = tg3_ape_read32(tp, TG3_APE_SEG_SIG);
853 if (apedata != APE_SEG_SIG_MAGIC)
854 return -ENODEV;
855
856 apedata = tg3_ape_read32(tp, TG3_APE_FW_STATUS);
857 if (!(apedata & APE_FW_STATUS_READY))
858 return -EAGAIN;
859
860 bufoff = tg3_ape_read32(tp, TG3_APE_SEG_MSG_BUF_OFF) +
861 TG3_APE_SHMEM_BASE;
862 msgoff = bufoff + 2 * sizeof(u32);
863 maxlen = tg3_ape_read32(tp, TG3_APE_SEG_MSG_BUF_LEN);
864
865 while (len) {
866 u32 length;
867
868 /* Cap xfer sizes to scratchpad limits. */
869 length = (len > maxlen) ? maxlen : len;
870 len -= length;
871
872 apedata = tg3_ape_read32(tp, TG3_APE_FW_STATUS);
873 if (!(apedata & APE_FW_STATUS_READY))
874 return -EAGAIN;
875
876 /* Wait for up to 1 msec for APE to service previous event. */
877 err = tg3_ape_event_lock(tp, 1000);
878 if (err)
879 return err;
880
881 apedata = APE_EVENT_STATUS_DRIVER_EVNT |
882 APE_EVENT_STATUS_SCRTCHPD_READ |
883 APE_EVENT_STATUS_EVENT_PENDING;
884 tg3_ape_write32(tp, TG3_APE_EVENT_STATUS, apedata);
885
886 tg3_ape_write32(tp, bufoff, base_off);
887 tg3_ape_write32(tp, bufoff + sizeof(u32), length);
888
889 tg3_ape_unlock(tp, TG3_APE_LOCK_MEM);
890 tg3_ape_write32(tp, TG3_APE_EVENT, APE_EVENT_1);
891
892 base_off += length;
893
894 if (tg3_ape_wait_for_event(tp, 30000))
895 return -EAGAIN;
896
897 for (i = 0; length; i += 4, length -= 4) {
898 u32 val = tg3_ape_read32(tp, msgoff + i);
899 memcpy(data, &val, sizeof(u32));
900 data++;
901 }
902 }
903
904 return 0;
905}
906
b65a372b
MC		 907static int tg3_ape_send_event(struct tg3 *tp, u32 event)
908{
909 int err;
910 u32 apedata;
fd6d3f0e
MC		 911
912 apedata = tg3_ape_read32(tp, TG3_APE_SEG_SIG);
913 if (apedata != APE_SEG_SIG_MAGIC)
b65a372b 914 return -EAGAIN;
fd6d3f0e
MC		 915
916 apedata = tg3_ape_read32(tp, TG3_APE_FW_STATUS);
917 if (!(apedata & APE_FW_STATUS_READY))
b65a372b 918 return -EAGAIN;
fd6d3f0e
MC		 919
920 /* Wait for up to 1 millisecond for APE to service previous event. */
b65a372b
MC		 921 err = tg3_ape_event_lock(tp, 1000);
922 if (err)
923 return err;
fd6d3f0e 924
b65a372b
MC		 925 tg3_ape_write32(tp, TG3_APE_EVENT_STATUS,
926 event | APE_EVENT_STATUS_EVENT_PENDING);
fd6d3f0e 927
b65a372b
MC		 928 tg3_ape_unlock(tp, TG3_APE_LOCK_MEM);
929 tg3_ape_write32(tp, TG3_APE_EVENT, APE_EVENT_1);
fd6d3f0e 930
b65a372b 931 return 0;
fd6d3f0e
MC		 932}
933
934static void tg3_ape_driver_state_change(struct tg3 *tp, int kind)
935{
936 u32 event;
937 u32 apedata;
938
939 if (!tg3_flag(tp, ENABLE_APE))
940 return;
941
942 switch (kind) {
943 case RESET_KIND_INIT:
944 tg3_ape_write32(tp, TG3_APE_HOST_SEG_SIG,
945 APE_HOST_SEG_SIG_MAGIC);
946 tg3_ape_write32(tp, TG3_APE_HOST_SEG_LEN,
947 APE_HOST_SEG_LEN_MAGIC);
948 apedata = tg3_ape_read32(tp, TG3_APE_HOST_INIT_COUNT);
949 tg3_ape_write32(tp, TG3_APE_HOST_INIT_COUNT, ++apedata);
950 tg3_ape_write32(tp, TG3_APE_HOST_DRIVER_ID,
951 APE_HOST_DRIVER_ID_MAGIC(TG3_MAJ_NUM, TG3_MIN_NUM));
952 tg3_ape_write32(tp, TG3_APE_HOST_BEHAVIOR,
953 APE_HOST_BEHAV_NO_PHYLOCK);
954 tg3_ape_write32(tp, TG3_APE_HOST_DRVR_STATE,
955 TG3_APE_HOST_DRVR_STATE_START);
956
957 event = APE_EVENT_STATUS_STATE_START;
958 break;
959 case RESET_KIND_SHUTDOWN:
960 /* With the interface we are currently using,
961 * APE does not track driver state. Wiping
962 * out the HOST SEGMENT SIGNATURE forces
963 * the APE to assume OS absent status.
964 */
965 tg3_ape_write32(tp, TG3_APE_HOST_SEG_SIG, 0x0);
966
967 if (device_may_wakeup(&tp->pdev->dev) &&
968 tg3_flag(tp, WOL_ENABLE)) {
969 tg3_ape_write32(tp, TG3_APE_HOST_WOL_SPEED,
970 TG3_APE_HOST_WOL_SPEED_AUTO);
971 apedata = TG3_APE_HOST_DRVR_STATE_WOL;
972 } else
973 apedata = TG3_APE_HOST_DRVR_STATE_UNLOAD;
974
975 tg3_ape_write32(tp, TG3_APE_HOST_DRVR_STATE, apedata);
976
977 event = APE_EVENT_STATUS_STATE_UNLOAD;
978 break;
fd6d3f0e
MC		 979 default:
980 return;
981 }
982
983 event |= APE_EVENT_STATUS_DRIVER_EVNT | APE_EVENT_STATUS_STATE_CHNGE;
984
985 tg3_ape_send_event(tp, event);
986}
987
1da177e4
LT		 988static void tg3_disable_ints(struct tg3 *tp)
989{
89aeb3bc
MC		 990 int i;
991
1da177e4
LT		 992 tw32(TG3PCI_MISC_HOST_CTRL,
993 (tp->misc_host_ctrl | MISC_HOST_CTRL_MASK_PCI_INT));
89aeb3bc
MC		 994 for (i = 0; i < tp->irq_max; i++)
995 tw32_mailbox_f(tp->napi[i].int_mbox, 0x00000001);
1da177e4
LT		 996}
997
1da177e4
LT		 998static void tg3_enable_ints(struct tg3 *tp)
999{
89aeb3bc 1000 int i;
89aeb3bc 1001
bbe832c0
MC		 1002 tp->irq_sync = 0;
1003 wmb();
1004
1da177e4
LT		 1005 tw32(TG3PCI_MISC_HOST_CTRL,
1006 (tp->misc_host_ctrl & ~MISC_HOST_CTRL_MASK_PCI_INT));
89aeb3bc 1007
f89f38b8 1008 tp->coal_now = tp->coalesce_mode | HOSTCC_MODE_ENABLE;
89aeb3bc
MC		 1009 for (i = 0; i < tp->irq_cnt; i++) {
1010 struct tg3_napi *tnapi = &tp->napi[i];
c6cdf436 1011
898a56f8 1012 tw32_mailbox_f(tnapi->int_mbox, tnapi->last_tag << 24);
63c3a66f 1013 if (tg3_flag(tp, 1SHOT_MSI))
89aeb3bc 1014 tw32_mailbox_f(tnapi->int_mbox, tnapi->last_tag << 24);
f19af9c2 1015
f89f38b8 1016 tp->coal_now |= tnapi->coal_now;
89aeb3bc 1017 }
f19af9c2
MC		 1018
1019 /* Force an initial interrupt */
63c3a66f 1020 if (!tg3_flag(tp, TAGGED_STATUS) &&
f19af9c2
MC		 1021 (tp->napi[0].hw_status->status & SD_STATUS_UPDATED))
1022 tw32(GRC_LOCAL_CTRL, tp->grc_local_ctrl | GRC_LCLCTRL_SETINT);
1023 else
f89f38b8
MC		 1024 tw32(HOSTCC_MODE, tp->coal_now);
1025
1026 tp->coal_now &= ~(tp->napi[0].coal_now | tp->napi[1].coal_now);
1da177e4
LT		 1027}
1028
17375d25 1029static inline unsigned int tg3_has_work(struct tg3_napi *tnapi)
04237ddd 1030{
17375d25 1031 struct tg3 *tp = tnapi->tp;
898a56f8 1032 struct tg3_hw_status *sblk = tnapi->hw_status;
04237ddd
MC		 1033 unsigned int work_exists = 0;
1034
1035 /* check for phy events */
63c3a66f 1036 if (!(tg3_flag(tp, USE_LINKCHG_REG) || tg3_flag(tp, POLL_SERDES))) {
04237ddd
MC		 1037 if (sblk->status & SD_STATUS_LINK_CHG)
1038 work_exists = 1;
1039 }
f891ea16
MC		 1040
1041 /* check for TX work to do */
1042 if (sblk->idx[0].tx_consumer != tnapi->tx_cons)
1043 work_exists = 1;
1044
1045 /* check for RX work to do */
1046 if (tnapi->rx_rcb_prod_idx &&
8d9d7cfc 1047 *(tnapi->rx_rcb_prod_idx) != tnapi->rx_rcb_ptr)
04237ddd
MC		 1048 work_exists = 1;
1049
1050 return work_exists;
1051}
1052
17375d25 1053/* tg3_int_reenable
04237ddd
MC		 1054 * similar to tg3_enable_ints, but it accurately determines whether there
1055 * is new work pending and can return without flushing the PIO write
6aa20a22 1056 * which reenables interrupts
1da177e4 1057 */
17375d25 1058static void tg3_int_reenable(struct tg3_napi *tnapi)
1da177e4 1059{
17375d25
MC		 1060 struct tg3 *tp = tnapi->tp;
1061
898a56f8 1062 tw32_mailbox(tnapi->int_mbox, tnapi->last_tag << 24);
1da177e4
LT		 1063 mmiowb();
1064
fac9b83e
DM		 1065 /* When doing tagged status, this work check is unnecessary.
1066 * The last_tag we write above tells the chip which piece of
1067 * work we've completed.
1068 */
63c3a66f 1069 if (!tg3_flag(tp, TAGGED_STATUS) && tg3_has_work(tnapi))
04237ddd 1070 tw32(HOSTCC_MODE, tp->coalesce_mode |
fd2ce37f 1071 HOSTCC_MODE_ENABLE | tnapi->coal_now);
1da177e4
LT		 1072}
1073
1da177e4
LT		 1074static void tg3_switch_clocks(struct tg3 *tp)
1075{
f6eb9b1f 1076 u32 clock_ctrl;
1da177e4
LT		 1077 u32 orig_clock_ctrl;
1078
63c3a66f 1079 if (tg3_flag(tp, CPMU_PRESENT) || tg3_flag(tp, 5780_CLASS))
4cf78e4f
MC		 1080 return;
1081
f6eb9b1f
MC		 1082 clock_ctrl = tr32(TG3PCI_CLOCK_CTRL);
1083
1da177e4
LT		 1084 orig_clock_ctrl = clock_ctrl;
1085 clock_ctrl &= (CLOCK_CTRL_FORCE_CLKRUN |
1086 CLOCK_CTRL_CLKRUN_OENABLE |
1087 0x1f);
1088 tp->pci_clock_ctrl = clock_ctrl;
1089
63c3a66f 1090 if (tg3_flag(tp, 5705_PLUS)) {
1da177e4 1091 if (orig_clock_ctrl & CLOCK_CTRL_625_CORE) {
b401e9e2
MC		 1092 tw32_wait_f(TG3PCI_CLOCK_CTRL,
1093 clock_ctrl | CLOCK_CTRL_625_CORE, 40);
1da177e4
LT		 1094 }
1095 } else if ((orig_clock_ctrl & CLOCK_CTRL_44MHZ_CORE) != 0) {
b401e9e2
MC		 1096 tw32_wait_f(TG3PCI_CLOCK_CTRL,
1097 clock_ctrl |
1098 (CLOCK_CTRL_44MHZ_CORE | CLOCK_CTRL_ALTCLK),
1099 40);
1100 tw32_wait_f(TG3PCI_CLOCK_CTRL,
1101 clock_ctrl | (CLOCK_CTRL_ALTCLK),
1102 40);
1da177e4 1103 }
b401e9e2 1104 tw32_wait_f(TG3PCI_CLOCK_CTRL, clock_ctrl, 40);
1da177e4
LT		 1105}
1106
1107#define PHY_BUSY_LOOPS 5000
1108
5c358045
HM		 1109static int __tg3_readphy(struct tg3 *tp, unsigned int phy_addr, int reg,
1110 u32 *val)
1da177e4
LT		 1111{
1112 u32 frame_val;
1113 unsigned int loops;
1114 int ret;
1115
1116 if ((tp->mi_mode & MAC_MI_MODE_AUTO_POLL) != 0) {
1117 tw32_f(MAC_MI_MODE,
1118 (tp->mi_mode & ~MAC_MI_MODE_AUTO_POLL));
1119 udelay(80);
1120 }
1121
8151ad57
MC		 1122 tg3_ape_lock(tp, tp->phy_ape_lock);
1123
1da177e4
LT		 1124 *val = 0x0;
1125
5c358045 1126 frame_val = ((phy_addr << MI_COM_PHY_ADDR_SHIFT) &
1da177e4
LT		 1127 MI_COM_PHY_ADDR_MASK);
1128 frame_val |= ((reg << MI_COM_REG_ADDR_SHIFT) &
1129 MI_COM_REG_ADDR_MASK);
1130 frame_val |= (MI_COM_CMD_READ | MI_COM_START);
6aa20a22 1131
1da177e4
LT		 1132 tw32_f(MAC_MI_COM, frame_val);
1133
1134 loops = PHY_BUSY_LOOPS;
1135 while (loops != 0) {
1136 udelay(10);
1137 frame_val = tr32(MAC_MI_COM);
1138
1139 if ((frame_val & MI_COM_BUSY) == 0) {
1140 udelay(5);
1141 frame_val = tr32(MAC_MI_COM);
1142 break;
1143 }
1144 loops -= 1;
1145 }
1146
1147 ret = -EBUSY;
1148 if (loops != 0) {
1149 *val = frame_val & MI_COM_DATA_MASK;
1150 ret = 0;
1151 }
1152
1153 if ((tp->mi_mode & MAC_MI_MODE_AUTO_POLL) != 0) {
1154 tw32_f(MAC_MI_MODE, tp->mi_mode);
1155 udelay(80);
1156 }
1157
8151ad57
MC		 1158 tg3_ape_unlock(tp, tp->phy_ape_lock);
1159
1da177e4
LT		 1160 return ret;
1161}
1162
5c358045
HM		 1163static int tg3_readphy(struct tg3 *tp, int reg, u32 *val)
1164{
1165 return __tg3_readphy(tp, tp->phy_addr, reg, val);
1166}
1167
1168static int __tg3_writephy(struct tg3 *tp, unsigned int phy_addr, int reg,
1169 u32 val)
1da177e4
LT		 1170{
1171 u32 frame_val;
1172 unsigned int loops;
1173 int ret;
1174
f07e9af3 1175 if ((tp->phy_flags & TG3_PHYFLG_IS_FET) &&
221c5637 1176 (reg == MII_CTRL1000 || reg == MII_TG3_AUX_CTRL))
b5d3772c
MC		 1177 return 0;
1178
1da177e4
LT		 1179 if ((tp->mi_mode & MAC_MI_MODE_AUTO_POLL) != 0) {
1180 tw32_f(MAC_MI_MODE,
1181 (tp->mi_mode & ~MAC_MI_MODE_AUTO_POLL));
1182 udelay(80);
1183 }
1184
8151ad57
MC		 1185 tg3_ape_lock(tp, tp->phy_ape_lock);
1186
5c358045 1187 frame_val = ((phy_addr << MI_COM_PHY_ADDR_SHIFT) &
1da177e4
LT		 1188 MI_COM_PHY_ADDR_MASK);
1189 frame_val |= ((reg << MI_COM_REG_ADDR_SHIFT) &
1190 MI_COM_REG_ADDR_MASK);
1191 frame_val |= (val & MI_COM_DATA_MASK);
1192 frame_val |= (MI_COM_CMD_WRITE | MI_COM_START);
6aa20a22 1193
1da177e4
LT		 1194 tw32_f(MAC_MI_COM, frame_val);
1195
1196 loops = PHY_BUSY_LOOPS;
1197 while (loops != 0) {
1198 udelay(10);
1199 frame_val = tr32(MAC_MI_COM);
1200 if ((frame_val & MI_COM_BUSY) == 0) {
1201 udelay(5);
1202 frame_val = tr32(MAC_MI_COM);
1203 break;
1204 }
1205 loops -= 1;
1206 }
1207
1208 ret = -EBUSY;
1209 if (loops != 0)
1210 ret = 0;
1211
1212 if ((tp->mi_mode & MAC_MI_MODE_AUTO_POLL) != 0) {
1213 tw32_f(MAC_MI_MODE, tp->mi_mode);
1214 udelay(80);
1215 }
1216
8151ad57
MC		 1217 tg3_ape_unlock(tp, tp->phy_ape_lock);
1218
1da177e4
LT		 1219 return ret;
1220}
1221
5c358045
HM		 1222static int tg3_writephy(struct tg3 *tp, int reg, u32 val)
1223{
1224 return __tg3_writephy(tp, tp->phy_addr, reg, val);
1225}
1226
b0988c15
MC		 1227static int tg3_phy_cl45_write(struct tg3 *tp, u32 devad, u32 addr, u32 val)
1228{
1229 int err;
1230
1231 err = tg3_writephy(tp, MII_TG3_MMD_CTRL, devad);
1232 if (err)
1233 goto done;
1234
1235 err = tg3_writephy(tp, MII_TG3_MMD_ADDRESS, addr);
1236 if (err)
1237 goto done;
1238
1239 err = tg3_writephy(tp, MII_TG3_MMD_CTRL,
1240 MII_TG3_MMD_CTRL_DATA_NOINC | devad);
1241 if (err)
1242 goto done;
1243
1244 err = tg3_writephy(tp, MII_TG3_MMD_ADDRESS, val);
1245
1246done:
1247 return err;
1248}
1249
1250static int tg3_phy_cl45_read(struct tg3 *tp, u32 devad, u32 addr, u32 *val)
1251{
1252 int err;
1253
1254 err = tg3_writephy(tp, MII_TG3_MMD_CTRL, devad);
1255 if (err)
1256 goto done;
1257
1258 err = tg3_writephy(tp, MII_TG3_MMD_ADDRESS, addr);
1259 if (err)
1260 goto done;
1261
1262 err = tg3_writephy(tp, MII_TG3_MMD_CTRL,
1263 MII_TG3_MMD_CTRL_DATA_NOINC | devad);
1264 if (err)
1265 goto done;
1266
1267 err = tg3_readphy(tp, MII_TG3_MMD_ADDRESS, val);
1268
1269done:
1270 return err;
1271}
1272
1273static int tg3_phydsp_read(struct tg3 *tp, u32 reg, u32 *val)
1274{
1275 int err;
1276
1277 err = tg3_writephy(tp, MII_TG3_DSP_ADDRESS, reg);
1278 if (!err)
1279 err = tg3_readphy(tp, MII_TG3_DSP_RW_PORT, val);
1280
1281 return err;
1282}
1283
1284static int tg3_phydsp_write(struct tg3 *tp, u32 reg, u32 val)
1285{
1286 int err;
1287
1288 err = tg3_writephy(tp, MII_TG3_DSP_ADDRESS, reg);
1289 if (!err)
1290 err = tg3_writephy(tp, MII_TG3_DSP_RW_PORT, val);
1291
1292 return err;
1293}
1294
15ee95c3
MC		 1295static int tg3_phy_auxctl_read(struct tg3 *tp, int reg, u32 *val)
1296{
1297 int err;
1298
1299 err = tg3_writephy(tp, MII_TG3_AUX_CTRL,
1300 (reg << MII_TG3_AUXCTL_MISC_RDSEL_SHIFT) |
1301 MII_TG3_AUXCTL_SHDWSEL_MISC);
1302 if (!err)
1303 err = tg3_readphy(tp, MII_TG3_AUX_CTRL, val);
1304
1305 return err;
1306}
1307
b4bd2929
MC		 1308static int tg3_phy_auxctl_write(struct tg3 *tp, int reg, u32 set)
1309{
1310 if (reg == MII_TG3_AUXCTL_SHDWSEL_MISC)
1311 set |= MII_TG3_AUXCTL_MISC_WREN;
1312
1313 return tg3_writephy(tp, MII_TG3_AUX_CTRL, set | reg);
1314}
1315
daf3ec68
NNS		 1316static int tg3_phy_toggle_auxctl_smdsp(struct tg3 *tp, bool enable)
1317{
1318 u32 val;
1319 int err;
1d36ba45 1320
daf3ec68 1321 err = tg3_phy_auxctl_read(tp, MII_TG3_AUXCTL_SHDWSEL_AUXCTL, &val);
1d36ba45 1322
daf3ec68
NNS		 1323 if (err)
1324 return err;
daf3ec68 1325
7c10ee32 1326 if (enable)
daf3ec68
NNS		 1327 val |= MII_TG3_AUXCTL_ACTL_SMDSP_ENA;
1328 else
1329 val &= ~MII_TG3_AUXCTL_ACTL_SMDSP_ENA;
1330
1331 err = tg3_phy_auxctl_write((tp), MII_TG3_AUXCTL_SHDWSEL_AUXCTL,
1332 val | MII_TG3_AUXCTL_ACTL_TX_6DB);
1333
1334 return err;
1335}
1d36ba45 1336
3ab71071
NS		 1337static int tg3_phy_shdw_write(struct tg3 *tp, int reg, u32 val)
1338{
1339 return tg3_writephy(tp, MII_TG3_MISC_SHDW,
1340 reg | val | MII_TG3_MISC_SHDW_WREN);
1341}
1342
95e2869a
MC		 1343static int tg3_bmcr_reset(struct tg3 *tp)
1344{
1345 u32 phy_control;
1346 int limit, err;
1347
1348 /* OK, reset it, and poll the BMCR_RESET bit until it
1349 * clears or we time out.
1350 */
1351 phy_control = BMCR_RESET;
1352 err = tg3_writephy(tp, MII_BMCR, phy_control);
1353 if (err != 0)
1354 return -EBUSY;
1355
1356 limit = 5000;
1357 while (limit--) {
1358 err = tg3_readphy(tp, MII_BMCR, &phy_control);
1359 if (err != 0)
1360 return -EBUSY;
1361
1362 if ((phy_control & BMCR_RESET) == 0) {
1363 udelay(40);
1364 break;
1365 }
1366 udelay(10);
1367 }
d4675b52 1368 if (limit < 0)
95e2869a
MC		 1369 return -EBUSY;
1370
1371 return 0;
1372}
1373
158d7abd
MC		 1374static int tg3_mdio_read(struct mii_bus *bp, int mii_id, int reg)
1375{
3d16543d 1376 struct tg3 *tp = bp->priv;
158d7abd
MC		 1377 u32 val;
1378
24bb4fb6 1379 spin_lock_bh(&tp->lock);
158d7abd 1380
ead2402c 1381 if (__tg3_readphy(tp, mii_id, reg, &val))
24bb4fb6
MC		 1382 val = -EIO;
1383
1384 spin_unlock_bh(&tp->lock);
158d7abd
MC		 1385
1386 return val;
1387}
1388
1389static int tg3_mdio_write(struct mii_bus *bp, int mii_id, int reg, u16 val)
1390{
3d16543d 1391 struct tg3 *tp = bp->priv;
24bb4fb6 1392 u32 ret = 0;
158d7abd 1393
24bb4fb6 1394 spin_lock_bh(&tp->lock);
158d7abd 1395
ead2402c 1396 if (__tg3_writephy(tp, mii_id, reg, val))
24bb4fb6 1397 ret = -EIO;
158d7abd 1398
24bb4fb6
MC		 1399 spin_unlock_bh(&tp->lock);
1400
1401 return ret;
158d7abd
MC		 1402}
1403
9c61d6bc 1404static void tg3_mdio_config_5785(struct tg3 *tp)
a9daf367
MC		 1405{
1406 u32 val;
fcb389df 1407 struct phy_device *phydev;
a9daf367 1408
ead2402c 1409 phydev = tp->mdio_bus->phy_map[tp->phy_addr];
fcb389df 1410 switch (phydev->drv->phy_id & phydev->drv->phy_id_mask) {
6a443a0f
MC		 1411 case PHY_ID_BCM50610:
1412 case PHY_ID_BCM50610M:
fcb389df
MC		 1413 val = MAC_PHYCFG2_50610_LED_MODES;
1414 break;
6a443a0f 1415 case PHY_ID_BCMAC131:
fcb389df
MC		 1416 val = MAC_PHYCFG2_AC131_LED_MODES;
1417 break;
6a443a0f 1418 case PHY_ID_RTL8211C:
fcb389df
MC		 1419 val = MAC_PHYCFG2_RTL8211C_LED_MODES;
1420 break;
6a443a0f 1421 case PHY_ID_RTL8201E:
fcb389df
MC		 1422 val = MAC_PHYCFG2_RTL8201E_LED_MODES;
1423 break;
1424 default:
a9daf367 1425 return;
fcb389df
MC		 1426 }
1427
1428 if (phydev->interface != PHY_INTERFACE_MODE_RGMII) {
1429 tw32(MAC_PHYCFG2, val);
1430
1431 val = tr32(MAC_PHYCFG1);
bb85fbb6
MC		 1432 val &= ~(MAC_PHYCFG1_RGMII_INT |
1433 MAC_PHYCFG1_RXCLK_TO_MASK | MAC_PHYCFG1_TXCLK_TO_MASK);
1434 val |= MAC_PHYCFG1_RXCLK_TIMEOUT | MAC_PHYCFG1_TXCLK_TIMEOUT;
fcb389df
MC		 1435 tw32(MAC_PHYCFG1, val);
1436
1437 return;
1438 }
1439
63c3a66f 1440 if (!tg3_flag(tp, RGMII_INBAND_DISABLE))
fcb389df
MC		 1441 val |= MAC_PHYCFG2_EMODE_MASK_MASK |
1442 MAC_PHYCFG2_FMODE_MASK_MASK |
1443 MAC_PHYCFG2_GMODE_MASK_MASK |
1444 MAC_PHYCFG2_ACT_MASK_MASK |
1445 MAC_PHYCFG2_QUAL_MASK_MASK |
1446 MAC_PHYCFG2_INBAND_ENABLE;
1447
1448 tw32(MAC_PHYCFG2, val);
a9daf367 1449
bb85fbb6
MC		 1450 val = tr32(MAC_PHYCFG1);
1451 val &= ~(MAC_PHYCFG1_RXCLK_TO_MASK | MAC_PHYCFG1_TXCLK_TO_MASK |
1452 MAC_PHYCFG1_RGMII_EXT_RX_DEC | MAC_PHYCFG1_RGMII_SND_STAT_EN);
63c3a66f
JP		 1453 if (!tg3_flag(tp, RGMII_INBAND_DISABLE)) {
1454 if (tg3_flag(tp, RGMII_EXT_IBND_RX_EN))
a9daf367 1455 val |= MAC_PHYCFG1_RGMII_EXT_RX_DEC;
63c3a66f 1456 if (tg3_flag(tp, RGMII_EXT_IBND_TX_EN))
a9daf367
MC		 1457 val |= MAC_PHYCFG1_RGMII_SND_STAT_EN;
1458 }
bb85fbb6
MC		 1459 val |= MAC_PHYCFG1_RXCLK_TIMEOUT | MAC_PHYCFG1_TXCLK_TIMEOUT |
1460 MAC_PHYCFG1_RGMII_INT | MAC_PHYCFG1_TXC_DRV;
1461 tw32(MAC_PHYCFG1, val);
a9daf367 1462
a9daf367
MC		 1463 val = tr32(MAC_EXT_RGMII_MODE);
1464 val &= ~(MAC_RGMII_MODE_RX_INT_B |
1465 MAC_RGMII_MODE_RX_QUALITY |
1466 MAC_RGMII_MODE_RX_ACTIVITY |
1467 MAC_RGMII_MODE_RX_ENG_DET |
1468 MAC_RGMII_MODE_TX_ENABLE |
1469 MAC_RGMII_MODE_TX_LOWPWR |
1470 MAC_RGMII_MODE_TX_RESET);
63c3a66f
JP		 1471 if (!tg3_flag(tp, RGMII_INBAND_DISABLE)) {
1472 if (tg3_flag(tp, RGMII_EXT_IBND_RX_EN))
a9daf367
MC		 1473 val |= MAC_RGMII_MODE_RX_INT_B |
1474 MAC_RGMII_MODE_RX_QUALITY |
1475 MAC_RGMII_MODE_RX_ACTIVITY |
1476 MAC_RGMII_MODE_RX_ENG_DET;
63c3a66f 1477 if (tg3_flag(tp, RGMII_EXT_IBND_TX_EN))
a9daf367
MC		 1478 val |= MAC_RGMII_MODE_TX_ENABLE |
1479 MAC_RGMII_MODE_TX_LOWPWR |
1480 MAC_RGMII_MODE_TX_RESET;
1481 }
1482 tw32(MAC_EXT_RGMII_MODE, val);
1483}
1484
158d7abd
MC		 1485static void tg3_mdio_start(struct tg3 *tp)
1486{
158d7abd
MC		 1487 tp->mi_mode &= ~MAC_MI_MODE_AUTO_POLL;
1488 tw32_f(MAC_MI_MODE, tp->mi_mode);
1489 udelay(80);
a9daf367 1490
63c3a66f 1491 if (tg3_flag(tp, MDIOBUS_INITED) &&
4153577a 1492 tg3_asic_rev(tp) == ASIC_REV_5785)
9ea4818d
MC		 1493 tg3_mdio_config_5785(tp);
1494}
1495
1496static int tg3_mdio_init(struct tg3 *tp)
1497{
1498 int i;
1499 u32 reg;
1500 struct phy_device *phydev;
1501
63c3a66f 1502 if (tg3_flag(tp, 5717_PLUS)) {
9c7df915 1503 u32 is_serdes;
882e9793 1504
69f11c99 1505 tp->phy_addr = tp->pci_fn + 1;
882e9793 1506
4153577a 1507 if (tg3_chip_rev_id(tp) != CHIPREV_ID_5717_A0)
d1ec96af
MC		 1508 is_serdes = tr32(SG_DIG_STATUS) & SG_DIG_IS_SERDES;
1509 else
1510 is_serdes = tr32(TG3_CPMU_PHY_STRAP) &
1511 TG3_CPMU_PHY_STRAP_IS_SERDES;
882e9793
MC		 1512 if (is_serdes)
1513 tp->phy_addr += 7;
ee002b64
HM		 1514 } else if (tg3_flag(tp, IS_SSB_CORE) && tg3_flag(tp, ROBOSWITCH)) {
1515 int addr;
1516
1517 addr = ssb_gige_get_phyaddr(tp->pdev);
1518 if (addr < 0)
1519 return addr;
1520 tp->phy_addr = addr;
882e9793 1521 } else
3f0e3ad7 1522 tp->phy_addr = TG3_PHY_MII_ADDR;
882e9793 1523
158d7abd
MC		 1524 tg3_mdio_start(tp);
1525
63c3a66f 1526 if (!tg3_flag(tp, USE_PHYLIB) || tg3_flag(tp, MDIOBUS_INITED))
158d7abd
MC		 1527 return 0;
1528
298cf9be
LB		 1529 tp->mdio_bus = mdiobus_alloc();
1530 if (tp->mdio_bus == NULL)
1531 return -ENOMEM;
158d7abd 1532
298cf9be
LB		 1533 tp->mdio_bus->name = "tg3 mdio bus";
1534 snprintf(tp->mdio_bus->id, MII_BUS_ID_SIZE, "%x",
158d7abd 1535 (tp->pdev->bus->number << 8) | tp->pdev->devfn);
298cf9be
LB		 1536 tp->mdio_bus->priv = tp;
1537 tp->mdio_bus->parent = &tp->pdev->dev;
1538 tp->mdio_bus->read = &tg3_mdio_read;
1539 tp->mdio_bus->write = &tg3_mdio_write;
ead2402c 1540 tp->mdio_bus->phy_mask = ~(1 << tp->phy_addr);
298cf9be 1541 tp->mdio_bus->irq = &tp->mdio_irq[0];
158d7abd
MC		 1542
1543 for (i = 0; i < PHY_MAX_ADDR; i++)
298cf9be 1544 tp->mdio_bus->irq[i] = PHY_POLL;
158d7abd
MC		 1545
1546 /* The bus registration will look for all the PHYs on the mdio bus.
1547 * Unfortunately, it does not ensure the PHY is powered up before
1548 * accessing the PHY ID registers. A chip reset is the
1549 * quickest way to bring the device back to an operational state..
1550 */
1551 if (tg3_readphy(tp, MII_BMCR, &reg) || (reg & BMCR_PDOWN))
1552 tg3_bmcr_reset(tp);
1553
298cf9be 1554 i = mdiobus_register(tp->mdio_bus);
a9daf367 1555 if (i) {
ab96b241 1556 dev_warn(&tp->pdev->dev, "mdiobus_reg failed (0x%x)\n", i);
9c61d6bc 1557 mdiobus_free(tp->mdio_bus);
a9daf367
MC		 1558 return i;
1559 }
158d7abd 1560
ead2402c 1561 phydev = tp->mdio_bus->phy_map[tp->phy_addr];
a9daf367 1562
9c61d6bc 1563 if (!phydev || !phydev->drv) {
ab96b241 1564 dev_warn(&tp->pdev->dev, "No PHY devices\n");
9c61d6bc
MC		 1565 mdiobus_unregister(tp->mdio_bus);
1566 mdiobus_free(tp->mdio_bus);
1567 return -ENODEV;
1568 }
1569
1570 switch (phydev->drv->phy_id & phydev->drv->phy_id_mask) {
6a443a0f 1571 case PHY_ID_BCM57780:
321d32a0 1572 phydev->interface = PHY_INTERFACE_MODE_GMII;
c704dc23 1573 phydev->dev_flags |= PHY_BRCM_AUTO_PWRDWN_ENABLE;
321d32a0 1574 break;
6a443a0f
MC		 1575 case PHY_ID_BCM50610:
1576 case PHY_ID_BCM50610M:
32e5a8d6 1577 phydev->dev_flags |= PHY_BRCM_CLEAR_RGMII_MODE |
c704dc23 1578 PHY_BRCM_RX_REFCLK_UNUSED |
52fae083 1579 PHY_BRCM_DIS_TXCRXC_NOENRGY |
c704dc23 1580 PHY_BRCM_AUTO_PWRDWN_ENABLE;
63c3a66f 1581 if (tg3_flag(tp, RGMII_INBAND_DISABLE))
a9daf367 1582 phydev->dev_flags |= PHY_BRCM_STD_IBND_DISABLE;
63c3a66f 1583 if (tg3_flag(tp, RGMII_EXT_IBND_RX_EN))
a9daf367 1584 phydev->dev_flags |= PHY_BRCM_EXT_IBND_RX_ENABLE;
63c3a66f 1585 if (tg3_flag(tp, RGMII_EXT_IBND_TX_EN))
a9daf367 1586 phydev->dev_flags |= PHY_BRCM_EXT_IBND_TX_ENABLE;
fcb389df 1587 /* fallthru */
6a443a0f 1588 case PHY_ID_RTL8211C:
fcb389df 1589 phydev->interface = PHY_INTERFACE_MODE_RGMII;
a9daf367 1590 break;
6a443a0f
MC		 1591 case PHY_ID_RTL8201E:
1592 case PHY_ID_BCMAC131:
a9daf367 1593 phydev->interface = PHY_INTERFACE_MODE_MII;
cdd4e09d 1594 phydev->dev_flags |= PHY_BRCM_AUTO_PWRDWN_ENABLE;
f07e9af3 1595 tp->phy_flags |= TG3_PHYFLG_IS_FET;
a9daf367
MC		 1596 break;
1597 }
1598
63c3a66f 1599 tg3_flag_set(tp, MDIOBUS_INITED);
9c61d6bc 1600
4153577a 1601 if (tg3_asic_rev(tp) == ASIC_REV_5785)
9c61d6bc 1602 tg3_mdio_config_5785(tp);
a9daf367
MC		 1603
1604 return 0;
158d7abd
MC		 1605}
1606
1607static void tg3_mdio_fini(struct tg3 *tp)
1608{
63c3a66f
JP		 1609 if (tg3_flag(tp, MDIOBUS_INITED)) {
1610 tg3_flag_clear(tp, MDIOBUS_INITED);
298cf9be
LB		 1611 mdiobus_unregister(tp->mdio_bus);
1612 mdiobus_free(tp->mdio_bus);
158d7abd
MC		 1613 }
1614}
1615
4ba526ce
MC		 1616/* tp->lock is held. */
1617static inline void tg3_generate_fw_event(struct tg3 *tp)
1618{
1619 u32 val;
1620
1621 val = tr32(GRC_RX_CPU_EVENT);
1622 val |= GRC_RX_CPU_DRIVER_EVENT;
1623 tw32_f(GRC_RX_CPU_EVENT, val);
1624
1625 tp->last_event_jiffies = jiffies;
1626}
1627
1628#define TG3_FW_EVENT_TIMEOUT_USEC 2500
1629
95e2869a
MC		 1630/* tp->lock is held. */
1631static void tg3_wait_for_event_ack(struct tg3 *tp)
1632{
1633 int i;
4ba526ce
MC		 1634 unsigned int delay_cnt;
1635 long time_remain;
1636
1637 /* If enough time has passed, no wait is necessary. */
1638 time_remain = (long)(tp->last_event_jiffies + 1 +
1639 usecs_to_jiffies(TG3_FW_EVENT_TIMEOUT_USEC)) -
1640 (long)jiffies;
1641 if (time_remain < 0)
1642 return;
1643
1644 /* Check if we can shorten the wait time. */
1645 delay_cnt = jiffies_to_usecs(time_remain);
1646 if (delay_cnt > TG3_FW_EVENT_TIMEOUT_USEC)
1647 delay_cnt = TG3_FW_EVENT_TIMEOUT_USEC;
1648 delay_cnt = (delay_cnt >> 3) + 1;
95e2869a 1649
4ba526ce 1650 for (i = 0; i < delay_cnt; i++) {
95e2869a
MC		 1651 if (!(tr32(GRC_RX_CPU_EVENT) & GRC_RX_CPU_DRIVER_EVENT))
1652 break;
6d446ec3
GS		 1653 if (pci_channel_offline(tp->pdev))
1654 break;
1655
4ba526ce 1656 udelay(8);
95e2869a
MC		 1657 }
1658}
1659
1660/* tp->lock is held. */
b28f389d 1661static void tg3_phy_gather_ump_data(struct tg3 *tp, u32 *data)
95e2869a 1662{
b28f389d 1663 u32 reg, val;
95e2869a
MC		 1664
1665 val = 0;
1666 if (!tg3_readphy(tp, MII_BMCR, &reg))
1667 val = reg << 16;
1668 if (!tg3_readphy(tp, MII_BMSR, &reg))
1669 val |= (reg & 0xffff);
b28f389d 1670 *data++ = val;
95e2869a
MC		 1671
1672 val = 0;
1673 if (!tg3_readphy(tp, MII_ADVERTISE, &reg))
1674 val = reg << 16;
1675 if (!tg3_readphy(tp, MII_LPA, &reg))
1676 val |= (reg & 0xffff);
b28f389d 1677 *data++ = val;
95e2869a
MC		 1678
1679 val = 0;
f07e9af3 1680 if (!(tp->phy_flags & TG3_PHYFLG_MII_SERDES)) {
95e2869a
MC		 1681 if (!tg3_readphy(tp, MII_CTRL1000, &reg))
1682 val = reg << 16;
1683 if (!tg3_readphy(tp, MII_STAT1000, &reg))
1684 val |= (reg & 0xffff);
1685 }
b28f389d 1686 *data++ = val;
95e2869a
MC		 1687
1688 if (!tg3_readphy(tp, MII_PHYADDR, &reg))
1689 val = reg << 16;
1690 else
1691 val = 0;
b28f389d
MC		 1692 *data++ = val;
1693}
1694
1695/* tp->lock is held. */
1696static void tg3_ump_link_report(struct tg3 *tp)
1697{
1698 u32 data[4];
1699
1700 if (!tg3_flag(tp, 5780_CLASS) || !tg3_flag(tp, ENABLE_ASF))
1701 return;
1702
1703 tg3_phy_gather_ump_data(tp, data);
1704
1705 tg3_wait_for_event_ack(tp);
1706
1707 tg3_write_mem(tp, NIC_SRAM_FW_CMD_MBOX, FWCMD_NICDRV_LINK_UPDATE);
1708 tg3_write_mem(tp, NIC_SRAM_FW_CMD_LEN_MBOX, 14);
1709 tg3_write_mem(tp, NIC_SRAM_FW_CMD_DATA_MBOX + 0x0, data[0]);
1710 tg3_write_mem(tp, NIC_SRAM_FW_CMD_DATA_MBOX + 0x4, data[1]);
1711 tg3_write_mem(tp, NIC_SRAM_FW_CMD_DATA_MBOX + 0x8, data[2]);
1712 tg3_write_mem(tp, NIC_SRAM_FW_CMD_DATA_MBOX + 0xc, data[3]);
95e2869a 1713
4ba526ce 1714 tg3_generate_fw_event(tp);
95e2869a
MC		 1715}
1716
8d5a89b3
MC		 1717/* tp->lock is held. */
1718static void tg3_stop_fw(struct tg3 *tp)
1719{
1720 if (tg3_flag(tp, ENABLE_ASF) && !tg3_flag(tp, ENABLE_APE)) {
1721 /* Wait for RX cpu to ACK the previous event. */
1722 tg3_wait_for_event_ack(tp);
1723
1724 tg3_write_mem(tp, NIC_SRAM_FW_CMD_MBOX, FWCMD_NICDRV_PAUSE_FW);
1725
1726 tg3_generate_fw_event(tp);
1727
1728 /* Wait for RX cpu to ACK this event. */
1729 tg3_wait_for_event_ack(tp);
1730 }
1731}
1732
fd6d3f0e
MC		 1733/* tp->lock is held. */
1734static void tg3_write_sig_pre_reset(struct tg3 *tp, int kind)
1735{
1736 tg3_write_mem(tp, NIC_SRAM_FIRMWARE_MBOX,
1737 NIC_SRAM_FIRMWARE_MBOX_MAGIC1);
1738
1739 if (tg3_flag(tp, ASF_NEW_HANDSHAKE)) {
1740 switch (kind) {
1741 case RESET_KIND_INIT:
1742 tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
1743 DRV_STATE_START);
1744 break;
1745
1746 case RESET_KIND_SHUTDOWN:
1747 tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
1748 DRV_STATE_UNLOAD);
1749 break;
1750
1751 case RESET_KIND_SUSPEND:
1752 tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
1753 DRV_STATE_SUSPEND);
1754 break;
1755
1756 default:
1757 break;
1758 }
1759 }
fd6d3f0e
MC		 1760}
1761
1762/* tp->lock is held. */
1763static void tg3_write_sig_post_reset(struct tg3 *tp, int kind)
1764{
1765 if (tg3_flag(tp, ASF_NEW_HANDSHAKE)) {
1766 switch (kind) {
1767 case RESET_KIND_INIT:
1768 tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
1769 DRV_STATE_START_DONE);
1770 break;
1771
1772 case RESET_KIND_SHUTDOWN:
1773 tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
1774 DRV_STATE_UNLOAD_DONE);
1775 break;
1776
1777 default:
1778 break;
1779 }
1780 }
fd6d3f0e
MC		 1781}
1782
1783/* tp->lock is held. */
1784static void tg3_write_sig_legacy(struct tg3 *tp, int kind)
1785{
1786 if (tg3_flag(tp, ENABLE_ASF)) {
1787 switch (kind) {
1788 case RESET_KIND_INIT:
1789 tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
1790 DRV_STATE_START);
1791 break;
1792
1793 case RESET_KIND_SHUTDOWN:
1794 tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
1795 DRV_STATE_UNLOAD);
1796 break;
1797
1798 case RESET_KIND_SUSPEND:
1799 tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
1800 DRV_STATE_SUSPEND);
1801 break;
1802
1803 default:
1804 break;
1805 }
1806 }
1807}
1808
1809static int tg3_poll_fw(struct tg3 *tp)
1810{
1811 int i;
1812 u32 val;
1813
df465abf
NS		 1814 if (tg3_flag(tp, NO_FWARE_REPORTED))
1815 return 0;
1816
7e6c63f0
HM		 1817 if (tg3_flag(tp, IS_SSB_CORE)) {
1818 /* We don't use firmware. */
1819 return 0;
1820 }
1821
4153577a 1822 if (tg3_asic_rev(tp) == ASIC_REV_5906) {
fd6d3f0e
MC		 1823 /* Wait up to 20ms for init done. */
1824 for (i = 0; i < 200; i++) {
1825 if (tr32(VCPU_STATUS) & VCPU_STATUS_INIT_DONE)
1826 return 0;
6d446ec3
GS		 1827 if (pci_channel_offline(tp->pdev))
1828 return -ENODEV;
1829
fd6d3f0e
MC		 1830 udelay(100);
1831 }
1832 return -ENODEV;
1833 }
1834
1835 /* Wait for firmware initialization to complete. */
1836 for (i = 0; i < 100000; i++) {
1837 tg3_read_mem(tp, NIC_SRAM_FIRMWARE_MBOX, &val);
1838 if (val == ~NIC_SRAM_FIRMWARE_MBOX_MAGIC1)
1839 break;
6d446ec3
GS		 1840 if (pci_channel_offline(tp->pdev)) {
1841 if (!tg3_flag(tp, NO_FWARE_REPORTED)) {
1842 tg3_flag_set(tp, NO_FWARE_REPORTED);
1843 netdev_info(tp->dev, "No firmware running\n");
1844 }
1845
1846 break;
1847 }
1848
fd6d3f0e
MC		 1849 udelay(10);
1850 }
1851
1852 /* Chip might not be fitted with firmware. Some Sun onboard
1853 * parts are configured like that. So don't signal the timeout
1854 * of the above loop as an error, but do report the lack of
1855 * running firmware once.
1856 */
1857 if (i >= 100000 && !tg3_flag(tp, NO_FWARE_REPORTED)) {
1858 tg3_flag_set(tp, NO_FWARE_REPORTED);
1859
1860 netdev_info(tp->dev, "No firmware running\n");
1861 }
1862
4153577a 1863 if (tg3_chip_rev_id(tp) == CHIPREV_ID_57765_A0) {
fd6d3f0e
MC		 1864 /* The 57765 A0 needs a little more
1865 * time to do some important work.
1866 */
1867 mdelay(10);
1868 }
1869
1870 return 0;
1871}
1872
95e2869a
MC		 1873static void tg3_link_report(struct tg3 *tp)
1874{
1875 if (!netif_carrier_ok(tp->dev)) {
05dbe005 1876 netif_info(tp, link, tp->dev, "Link is down\n");
95e2869a
MC		 1877 tg3_ump_link_report(tp);
1878 } else if (netif_msg_link(tp)) {
05dbe005
JP		 1879 netdev_info(tp->dev, "Link is up at %d Mbps, %s duplex\n",
1880 (tp->link_config.active_speed == SPEED_1000 ?
1881 1000 :
1882 (tp->link_config.active_speed == SPEED_100 ?
1883 100 : 10)),
1884 (tp->link_config.active_duplex == DUPLEX_FULL ?
1885 "full" : "half"));
1886
1887 netdev_info(tp->dev, "Flow control is %s for TX and %s for RX\n",
1888 (tp->link_config.active_flowctrl & FLOW_CTRL_TX) ?
1889 "on" : "off",
1890 (tp->link_config.active_flowctrl & FLOW_CTRL_RX) ?
1891 "on" : "off");
47007831
MC		 1892
1893 if (tp->phy_flags & TG3_PHYFLG_EEE_CAP)
1894 netdev_info(tp->dev, "EEE is %s\n",
1895 tp->setlpicnt ? "enabled" : "disabled");
1896
95e2869a
MC		 1897 tg3_ump_link_report(tp);
1898 }
84421b99
NS		 1899
1900 tp->link_up = netif_carrier_ok(tp->dev);
95e2869a
MC		 1901}
1902
fdad8de4
NS		 1903static u32 tg3_decode_flowctrl_1000T(u32 adv)
1904{
1905 u32 flowctrl = 0;
1906
1907 if (adv & ADVERTISE_PAUSE_CAP) {
1908 flowctrl |= FLOW_CTRL_RX;
1909 if (!(adv & ADVERTISE_PAUSE_ASYM))
1910 flowctrl |= FLOW_CTRL_TX;
1911 } else if (adv & ADVERTISE_PAUSE_ASYM)
1912 flowctrl |= FLOW_CTRL_TX;
1913
1914 return flowctrl;
1915}
1916
95e2869a
MC		 1917static u16 tg3_advert_flowctrl_1000X(u8 flow_ctrl)
1918{
1919 u16 miireg;
1920
e18ce346 1921 if ((flow_ctrl & FLOW_CTRL_TX) && (flow_ctrl & FLOW_CTRL_RX))
95e2869a 1922 miireg = ADVERTISE_1000XPAUSE;
e18ce346 1923 else if (flow_ctrl & FLOW_CTRL_TX)
95e2869a 1924 miireg = ADVERTISE_1000XPSE_ASYM;
e18ce346 1925 else if (flow_ctrl & FLOW_CTRL_RX)
95e2869a
MC		 1926 miireg = ADVERTISE_1000XPAUSE | ADVERTISE_1000XPSE_ASYM;
1927 else
1928 miireg = 0;
1929
1930 return miireg;
1931}
1932
fdad8de4
NS		 1933static u32 tg3_decode_flowctrl_1000X(u32 adv)
1934{
1935 u32 flowctrl = 0;
1936
1937 if (adv & ADVERTISE_1000XPAUSE) {
1938 flowctrl |= FLOW_CTRL_RX;
1939 if (!(adv & ADVERTISE_1000XPSE_ASYM))
1940 flowctrl |= FLOW_CTRL_TX;
1941 } else if (adv & ADVERTISE_1000XPSE_ASYM)
1942 flowctrl |= FLOW_CTRL_TX;
1943
1944 return flowctrl;
1945}
1946
95e2869a
MC		 1947static u8 tg3_resolve_flowctrl_1000X(u16 lcladv, u16 rmtadv)
1948{
1949 u8 cap = 0;
1950
f3791cdf
MC		 1951 if (lcladv & rmtadv & ADVERTISE_1000XPAUSE) {
1952 cap = FLOW_CTRL_TX | FLOW_CTRL_RX;
1953 } else if (lcladv & rmtadv & ADVERTISE_1000XPSE_ASYM) {
1954 if (lcladv & ADVERTISE_1000XPAUSE)
1955 cap = FLOW_CTRL_RX;
1956 if (rmtadv & ADVERTISE_1000XPAUSE)
e18ce346 1957 cap = FLOW_CTRL_TX;
95e2869a
MC		 1958 }
1959
1960 return cap;
1961}
1962
f51f3562 1963static void tg3_setup_flow_control(struct tg3 *tp, u32 lcladv, u32 rmtadv)
95e2869a 1964{
b02fd9e3 1965 u8 autoneg;
f51f3562 1966 u8 flowctrl = 0;
95e2869a
MC		 1967 u32 old_rx_mode = tp->rx_mode;
1968 u32 old_tx_mode = tp->tx_mode;
1969
63c3a66f 1970 if (tg3_flag(tp, USE_PHYLIB))
ead2402c 1971 autoneg = tp->mdio_bus->phy_map[tp->phy_addr]->autoneg;
b02fd9e3
MC		 1972 else
1973 autoneg = tp->link_config.autoneg;
1974
63c3a66f 1975 if (autoneg == AUTONEG_ENABLE && tg3_flag(tp, PAUSE_AUTONEG)) {
f07e9af3 1976 if (tp->phy_flags & TG3_PHYFLG_ANY_SERDES)
f51f3562 1977 flowctrl = tg3_resolve_flowctrl_1000X(lcladv, rmtadv);
95e2869a 1978 else
bc02ff95 1979 flowctrl = mii_resolve_flowctrl_fdx(lcladv, rmtadv);
f51f3562
MC		 1980 } else
1981 flowctrl = tp->link_config.flowctrl;
95e2869a 1982
f51f3562 1983 tp->link_config.active_flowctrl = flowctrl;
95e2869a 1984
e18ce346 1985 if (flowctrl & FLOW_CTRL_RX)
95e2869a
MC		 1986 tp->rx_mode |= RX_MODE_FLOW_CTRL_ENABLE;
1987 else
1988 tp->rx_mode &= ~RX_MODE_FLOW_CTRL_ENABLE;
1989
f51f3562 1990 if (old_rx_mode != tp->rx_mode)
95e2869a 1991 tw32_f(MAC_RX_MODE, tp->rx_mode);
95e2869a 1992
e18ce346 1993 if (flowctrl & FLOW_CTRL_TX)
95e2869a
MC		 1994 tp->tx_mode |= TX_MODE_FLOW_CTRL_ENABLE;
1995 else
1996 tp->tx_mode &= ~TX_MODE_FLOW_CTRL_ENABLE;
1997
f51f3562 1998 if (old_tx_mode != tp->tx_mode)
95e2869a 1999 tw32_f(MAC_TX_MODE, tp->tx_mode);
95e2869a
MC		 2000}
2001
b02fd9e3
MC		 2002static void tg3_adjust_link(struct net_device *dev)
2003{
2004 u8 oldflowctrl, linkmesg = 0;
2005 u32 mac_mode, lcl_adv, rmt_adv;
2006 struct tg3 *tp = netdev_priv(dev);
ead2402c 2007 struct phy_device *phydev = tp->mdio_bus->phy_map[tp->phy_addr];
b02fd9e3 2008
24bb4fb6 2009 spin_lock_bh(&tp->lock);
b02fd9e3
MC		 2010
2011 mac_mode = tp->mac_mode & ~(MAC_MODE_PORT_MODE_MASK |
2012 MAC_MODE_HALF_DUPLEX);
2013
2014 oldflowctrl = tp->link_config.active_flowctrl;
2015
2016 if (phydev->link) {
2017 lcl_adv = 0;
2018 rmt_adv = 0;
2019
2020 if (phydev->speed == SPEED_100 || phydev->speed == SPEED_10)
2021 mac_mode |= MAC_MODE_PORT_MODE_MII;
c3df0748 2022 else if (phydev->speed == SPEED_1000 ||
4153577a 2023 tg3_asic_rev(tp) != ASIC_REV_5785)
b02fd9e3 2024 mac_mode |= MAC_MODE_PORT_MODE_GMII;
c3df0748
MC		 2025 else
2026 mac_mode |= MAC_MODE_PORT_MODE_MII;
b02fd9e3
MC		 2027
2028 if (phydev->duplex == DUPLEX_HALF)
2029 mac_mode |= MAC_MODE_HALF_DUPLEX;
2030 else {
f88788f0 2031 lcl_adv = mii_advertise_flowctrl(
b02fd9e3
MC		 2032 tp->link_config.flowctrl);
2033
2034 if (phydev->pause)
2035 rmt_adv = LPA_PAUSE_CAP;
2036 if (phydev->asym_pause)
2037 rmt_adv |= LPA_PAUSE_ASYM;
2038 }
2039
2040 tg3_setup_flow_control(tp, lcl_adv, rmt_adv);
2041 } else
2042 mac_mode |= MAC_MODE_PORT_MODE_GMII;
2043
2044 if (mac_mode != tp->mac_mode) {
2045 tp->mac_mode = mac_mode;
2046 tw32_f(MAC_MODE, tp->mac_mode);
2047 udelay(40);
2048 }
2049
4153577a 2050 if (tg3_asic_rev(tp) == ASIC_REV_5785) {
fcb389df
MC		 2051 if (phydev->speed == SPEED_10)
2052 tw32(MAC_MI_STAT,
2053 MAC_MI_STAT_10MBPS_MODE |
2054 MAC_MI_STAT_LNKSTAT_ATTN_ENAB);
2055 else
2056 tw32(MAC_MI_STAT, MAC_MI_STAT_LNKSTAT_ATTN_ENAB);
2057 }
2058
b02fd9e3
MC		 2059 if (phydev->speed == SPEED_1000 && phydev->duplex == DUPLEX_HALF)
2060 tw32(MAC_TX_LENGTHS,
2061 ((2 << TX_LENGTHS_IPG_CRS_SHIFT) |
2062 (6 << TX_LENGTHS_IPG_SHIFT) |
2063 (0xff << TX_LENGTHS_SLOT_TIME_SHIFT)));
2064 else
2065 tw32(MAC_TX_LENGTHS,
2066 ((2 << TX_LENGTHS_IPG_CRS_SHIFT) |
2067 (6 << TX_LENGTHS_IPG_SHIFT) |
2068 (32 << TX_LENGTHS_SLOT_TIME_SHIFT)));
2069
34655ad6 2070 if (phydev->link != tp->old_link ||
b02fd9e3
MC		 2071 phydev->speed != tp->link_config.active_speed ||
2072 phydev->duplex != tp->link_config.active_duplex ||
2073 oldflowctrl != tp->link_config.active_flowctrl)
c6cdf436 2074 linkmesg = 1;
b02fd9e3 2075
34655ad6 2076 tp->old_link = phydev->link;
b02fd9e3
MC		 2077 tp->link_config.active_speed = phydev->speed;
2078 tp->link_config.active_duplex = phydev->duplex;
2079
24bb4fb6 2080 spin_unlock_bh(&tp->lock);
b02fd9e3
MC		 2081
2082 if (linkmesg)
2083 tg3_link_report(tp);
2084}
2085
2086static int tg3_phy_init(struct tg3 *tp)
2087{
2088 struct phy_device *phydev;
2089
f07e9af3 2090 if (tp->phy_flags & TG3_PHYFLG_IS_CONNECTED)
b02fd9e3
MC		 2091 return 0;
2092
2093 /* Bring the PHY back to a known state. */
2094 tg3_bmcr_reset(tp);
2095
ead2402c 2096 phydev = tp->mdio_bus->phy_map[tp->phy_addr];
b02fd9e3
MC		 2097
2098 /* Attach the MAC to the PHY. */
f9a8f83b
FF		 2099 phydev = phy_connect(tp->dev, dev_name(&phydev->dev),
2100 tg3_adjust_link, phydev->interface);
b02fd9e3 2101 if (IS_ERR(phydev)) {
ab96b241 2102 dev_err(&tp->pdev->dev, "Could not attach to PHY\n");
b02fd9e3
MC		 2103 return PTR_ERR(phydev);
2104 }
2105
b02fd9e3 2106 /* Mask with MAC supported features. */
9c61d6bc
MC		 2107 switch (phydev->interface) {
2108 case PHY_INTERFACE_MODE_GMII:
2109 case PHY_INTERFACE_MODE_RGMII:
f07e9af3 2110 if (!(tp->phy_flags & TG3_PHYFLG_10_100_ONLY)) {
321d32a0
MC		 2111 phydev->supported &= (PHY_GBIT_FEATURES |
2112 SUPPORTED_Pause |
2113 SUPPORTED_Asym_Pause);
2114 break;
2115 }
2116 /* fallthru */
9c61d6bc
MC		 2117 case PHY_INTERFACE_MODE_MII:
2118 phydev->supported &= (PHY_BASIC_FEATURES |
2119 SUPPORTED_Pause |
2120 SUPPORTED_Asym_Pause);
2121 break;
2122 default:
ead2402c 2123 phy_disconnect(tp->mdio_bus->phy_map[tp->phy_addr]);
9c61d6bc
MC		 2124 return -EINVAL;
2125 }
2126
f07e9af3 2127 tp->phy_flags |= TG3_PHYFLG_IS_CONNECTED;
b02fd9e3
MC		 2128
2129 phydev->advertising = phydev->supported;
2130
b02fd9e3
MC		 2131 return 0;
2132}
2133
2134static void tg3_phy_start(struct tg3 *tp)
2135{
2136 struct phy_device *phydev;
2137
f07e9af3 2138 if (!(tp->phy_flags & TG3_PHYFLG_IS_CONNECTED))
b02fd9e3
MC		 2139 return;
2140
ead2402c 2141 phydev = tp->mdio_bus->phy_map[tp->phy_addr];
b02fd9e3 2142
80096068
MC		 2143 if (tp->phy_flags & TG3_PHYFLG_IS_LOW_POWER) {
2144 tp->phy_flags &= ~TG3_PHYFLG_IS_LOW_POWER;
c6700ce2
MC		 2145 phydev->speed = tp->link_config.speed;
2146 phydev->duplex = tp->link_config.duplex;
2147 phydev->autoneg = tp->link_config.autoneg;
2148 phydev->advertising = tp->link_config.advertising;
b02fd9e3
MC		 2149 }
2150
2151 phy_start(phydev);
2152
2153 phy_start_aneg(phydev);
2154}
2155
2156static void tg3_phy_stop(struct tg3 *tp)
2157{
f07e9af3 2158 if (!(tp->phy_flags & TG3_PHYFLG_IS_CONNECTED))
b02fd9e3
MC		 2159 return;
2160
ead2402c 2161 phy_stop(tp->mdio_bus->phy_map[tp->phy_addr]);
b02fd9e3
MC		 2162}
2163
2164static void tg3_phy_fini(struct tg3 *tp)
2165{
f07e9af3 2166 if (tp->phy_flags & TG3_PHYFLG_IS_CONNECTED) {
ead2402c 2167 phy_disconnect(tp->mdio_bus->phy_map[tp->phy_addr]);
f07e9af3 2168 tp->phy_flags &= ~TG3_PHYFLG_IS_CONNECTED;
b02fd9e3
MC		 2169 }
2170}
2171
941ec90f
MC		 2172static int tg3_phy_set_extloopbk(struct tg3 *tp)
2173{
2174 int err;
2175 u32 val;
2176
2177 if (tp->phy_flags & TG3_PHYFLG_IS_FET)
2178 return 0;
2179
2180 if ((tp->phy_id & TG3_PHY_ID_MASK) == TG3_PHY_ID_BCM5401) {
2181 /* Cannot do read-modify-write on 5401 */
2182 err = tg3_phy_auxctl_write(tp,
2183 MII_TG3_AUXCTL_SHDWSEL_AUXCTL,
2184 MII_TG3_AUXCTL_ACTL_EXTLOOPBK |
2185 0x4c20);
2186 goto done;
2187 }
2188
2189 err = tg3_phy_auxctl_read(tp,
2190 MII_TG3_AUXCTL_SHDWSEL_AUXCTL, &val);
2191 if (err)
2192 return err;
2193
2194 val |= MII_TG3_AUXCTL_ACTL_EXTLOOPBK;
2195 err = tg3_phy_auxctl_write(tp,
2196 MII_TG3_AUXCTL_SHDWSEL_AUXCTL, val);
2197
2198done:
2199 return err;
2200}
2201
7f97a4bd
MC		 2202static void tg3_phy_fet_toggle_apd(struct tg3 *tp, bool enable)
2203{
2204 u32 phytest;
2205
2206 if (!tg3_readphy(tp, MII_TG3_FET_TEST, &phytest)) {
2207 u32 phy;
2208
2209 tg3_writephy(tp, MII_TG3_FET_TEST,
2210 phytest | MII_TG3_FET_SHADOW_EN);
2211 if (!tg3_readphy(tp, MII_TG3_FET_SHDW_AUXSTAT2, &phy)) {
2212 if (enable)
2213 phy |= MII_TG3_FET_SHDW_AUXSTAT2_APD;
2214 else
2215 phy &= ~MII_TG3_FET_SHDW_AUXSTAT2_APD;
2216 tg3_writephy(tp, MII_TG3_FET_SHDW_AUXSTAT2, phy);
2217 }
2218 tg3_writephy(tp, MII_TG3_FET_TEST, phytest);
2219 }
2220}
2221
6833c043
MC		 2222static void tg3_phy_toggle_apd(struct tg3 *tp, bool enable)
2223{
2224 u32 reg;
2225
63c3a66f
JP		 2226 if (!tg3_flag(tp, 5705_PLUS) ||
2227 (tg3_flag(tp, 5717_PLUS) &&
f07e9af3 2228 (tp->phy_flags & TG3_PHYFLG_MII_SERDES)))
6833c043
MC		 2229 return;
2230
f07e9af3 2231 if (tp->phy_flags & TG3_PHYFLG_IS_FET) {
7f97a4bd
MC		 2232 tg3_phy_fet_toggle_apd(tp, enable);
2233 return;
2234 }
2235
3ab71071 2236 reg = MII_TG3_MISC_SHDW_SCR5_LPED |
6833c043
MC		 2237 MII_TG3_MISC_SHDW_SCR5_DLPTLM |
2238 MII_TG3_MISC_SHDW_SCR5_SDTL |
2239 MII_TG3_MISC_SHDW_SCR5_C125OE;
4153577a 2240 if (tg3_asic_rev(tp) != ASIC_REV_5784 || !enable)
6833c043
MC		 2241 reg |= MII_TG3_MISC_SHDW_SCR5_DLLAPD;
2242
3ab71071 2243 tg3_phy_shdw_write(tp, MII_TG3_MISC_SHDW_SCR5_SEL, reg);
6833c043
MC		 2244
2245
3ab71071 2246 reg = MII_TG3_MISC_SHDW_APD_WKTM_84MS;
6833c043
MC		 2247 if (enable)
2248 reg |= MII_TG3_MISC_SHDW_APD_ENABLE;
2249
3ab71071 2250 tg3_phy_shdw_write(tp, MII_TG3_MISC_SHDW_APD_SEL, reg);
6833c043
MC		 2251}
2252
953c96e0 2253static void tg3_phy_toggle_automdix(struct tg3 *tp, bool enable)
9ef8ca99
MC		 2254{
2255 u32 phy;
2256
63c3a66f 2257 if (!tg3_flag(tp, 5705_PLUS) ||
f07e9af3 2258 (tp->phy_flags & TG3_PHYFLG_ANY_SERDES))
9ef8ca99
MC		 2259 return;
2260
f07e9af3 2261 if (tp->phy_flags & TG3_PHYFLG_IS_FET) {
9ef8ca99
MC		 2262 u32 ephy;
2263
535ef6e1
MC		 2264 if (!tg3_readphy(tp, MII_TG3_FET_TEST, &ephy)) {
2265 u32 reg = MII_TG3_FET_SHDW_MISCCTRL;
2266
2267 tg3_writephy(tp, MII_TG3_FET_TEST,
2268 ephy | MII_TG3_FET_SHADOW_EN);
2269 if (!tg3_readphy(tp, reg, &phy)) {
9ef8ca99 2270 if (enable)
535ef6e1 2271 phy |= MII_TG3_FET_SHDW_MISCCTRL_MDIX;
9ef8ca99 2272 else
535ef6e1
MC		 2273 phy &= ~MII_TG3_FET_SHDW_MISCCTRL_MDIX;
2274 tg3_writephy(tp, reg, phy);
9ef8ca99 2275 }
535ef6e1 2276 tg3_writephy(tp, MII_TG3_FET_TEST, ephy);
9ef8ca99
MC		 2277 }
2278 } else {
15ee95c3
MC		 2279 int ret;
2280
2281 ret = tg3_phy_auxctl_read(tp,
2282 MII_TG3_AUXCTL_SHDWSEL_MISC, &phy);
2283 if (!ret) {
9ef8ca99
MC		 2284 if (enable)
2285 phy |= MII_TG3_AUXCTL_MISC_FORCE_AMDIX;
2286 else
2287 phy &= ~MII_TG3_AUXCTL_MISC_FORCE_AMDIX;
b4bd2929
MC		 2288 tg3_phy_auxctl_write(tp,
2289 MII_TG3_AUXCTL_SHDWSEL_MISC, phy);
9ef8ca99
MC		 2290 }
2291 }
2292}
2293
1da177e4
LT		 2294static void tg3_phy_set_wirespeed(struct tg3 *tp)
2295{
15ee95c3 2296 int ret;
1da177e4
LT		 2297 u32 val;
2298
f07e9af3 2299 if (tp->phy_flags & TG3_PHYFLG_NO_ETH_WIRE_SPEED)
1da177e4
LT		 2300 return;
2301
15ee95c3
MC		 2302 ret = tg3_phy_auxctl_read(tp, MII_TG3_AUXCTL_SHDWSEL_MISC, &val);
2303 if (!ret)
b4bd2929
MC		 2304 tg3_phy_auxctl_write(tp, MII_TG3_AUXCTL_SHDWSEL_MISC,
2305 val | MII_TG3_AUXCTL_MISC_WIRESPD_EN);
1da177e4
LT		 2306}
2307
b2a5c19c
MC		 2308static void tg3_phy_apply_otp(struct tg3 *tp)
2309{
2310 u32 otp, phy;
2311
2312 if (!tp->phy_otp)
2313 return;
2314
2315 otp = tp->phy_otp;
2316
daf3ec68 2317 if (tg3_phy_toggle_auxctl_smdsp(tp, true))
1d36ba45 2318 return;
b2a5c19c
MC		 2319
2320 phy = ((otp & TG3_OTP_AGCTGT_MASK) >> TG3_OTP_AGCTGT_SHIFT);
2321 phy |= MII_TG3_DSP_TAP1_AGCTGT_DFLT;
2322 tg3_phydsp_write(tp, MII_TG3_DSP_TAP1, phy);
2323
2324 phy = ((otp & TG3_OTP_HPFFLTR_MASK) >> TG3_OTP_HPFFLTR_SHIFT) |
2325 ((otp & TG3_OTP_HPFOVER_MASK) >> TG3_OTP_HPFOVER_SHIFT);
2326 tg3_phydsp_write(tp, MII_TG3_DSP_AADJ1CH0, phy);
2327
2328 phy = ((otp & TG3_OTP_LPFDIS_MASK) >> TG3_OTP_LPFDIS_SHIFT);
2329 phy |= MII_TG3_DSP_AADJ1CH3_ADCCKADJ;
2330 tg3_phydsp_write(tp, MII_TG3_DSP_AADJ1CH3, phy);
2331
2332 phy = ((otp & TG3_OTP_VDAC_MASK) >> TG3_OTP_VDAC_SHIFT);
2333 tg3_phydsp_write(tp, MII_TG3_DSP_EXP75, phy);
2334
2335 phy = ((otp & TG3_OTP_10BTAMP_MASK) >> TG3_OTP_10BTAMP_SHIFT);
2336 tg3_phydsp_write(tp, MII_TG3_DSP_EXP96, phy);
2337
2338 phy = ((otp & TG3_OTP_ROFF_MASK) >> TG3_OTP_ROFF_SHIFT) |
2339 ((otp & TG3_OTP_RCOFF_MASK) >> TG3_OTP_RCOFF_SHIFT);
2340 tg3_phydsp_write(tp, MII_TG3_DSP_EXP97, phy);
2341
daf3ec68 2342 tg3_phy_toggle_auxctl_smdsp(tp, false);
b2a5c19c
MC		 2343}
2344
400dfbaa
NS		 2345static void tg3_eee_pull_config(struct tg3 *tp, struct ethtool_eee *eee)
2346{
2347 u32 val;
2348 struct ethtool_eee *dest = &tp->eee;
2349
2350 if (!(tp->phy_flags & TG3_PHYFLG_EEE_CAP))
2351 return;
2352
2353 if (eee)
2354 dest = eee;
2355
2356 if (tg3_phy_cl45_read(tp, MDIO_MMD_AN, TG3_CL45_D7_EEERES_STAT, &val))
2357 return;
2358
2359 /* Pull eee_active */
2360 if (val == TG3_CL45_D7_EEERES_STAT_LP_1000T ||
2361 val == TG3_CL45_D7_EEERES_STAT_LP_100TX) {
2362 dest->eee_active = 1;
2363 } else
2364 dest->eee_active = 0;
2365
2366 /* Pull lp advertised settings */
2367 if (tg3_phy_cl45_read(tp, MDIO_MMD_AN, MDIO_AN_EEE_LPABLE, &val))
2368 return;
2369 dest->lp_advertised = mmd_eee_adv_to_ethtool_adv_t(val);
2370
2371 /* Pull advertised and eee_enabled settings */
2372 if (tg3_phy_cl45_read(tp, MDIO_MMD_AN, MDIO_AN_EEE_ADV, &val))
2373 return;
2374 dest->eee_enabled = !!val;
2375 dest->advertised = mmd_eee_adv_to_ethtool_adv_t(val);
2376
2377 /* Pull tx_lpi_enabled */
2378 val = tr32(TG3_CPMU_EEE_MODE);
2379 dest->tx_lpi_enabled = !!(val & TG3_CPMU_EEEMD_LPI_IN_TX);
2380
2381 /* Pull lpi timer value */
2382 dest->tx_lpi_timer = tr32(TG3_CPMU_EEE_DBTMR1) & 0xffff;
2383}
2384
953c96e0 2385static void tg3_phy_eee_adjust(struct tg3 *tp, bool current_link_up)
52b02d04
MC		 2386{
2387 u32 val;
2388
2389 if (!(tp->phy_flags & TG3_PHYFLG_EEE_CAP))
2390 return;
2391
2392 tp->setlpicnt = 0;
2393
2394 if (tp->link_config.autoneg == AUTONEG_ENABLE &&
953c96e0 2395 current_link_up &&
a6b68dab
MC		 2396 tp->link_config.active_duplex == DUPLEX_FULL &&
2397 (tp->link_config.active_speed == SPEED_100 ||
2398 tp->link_config.active_speed == SPEED_1000)) {
52b02d04
MC		 2399 u32 eeectl;
2400
2401 if (tp->link_config.active_speed == SPEED_1000)
2402 eeectl = TG3_CPMU_EEE_CTRL_EXIT_16_5_US;
2403 else
2404 eeectl = TG3_CPMU_EEE_CTRL_EXIT_36_US;
2405
2406 tw32(TG3_CPMU_EEE_CTRL, eeectl);
2407
400dfbaa
NS		 2408 tg3_eee_pull_config(tp, NULL);
2409 if (tp->eee.eee_active)
52b02d04
MC		 2410 tp->setlpicnt = 2;
2411 }
2412
2413 if (!tp->setlpicnt) {
953c96e0 2414 if (current_link_up &&
daf3ec68 2415 !tg3_phy_toggle_auxctl_smdsp(tp, true)) {
b715ce94 2416 tg3_phydsp_write(tp, MII_TG3_DSP_TAP26, 0x0000);
daf3ec68 2417 tg3_phy_toggle_auxctl_smdsp(tp, false);
b715ce94
MC		 2418 }
2419
52b02d04
MC		 2420 val = tr32(TG3_CPMU_EEE_MODE);
2421 tw32(TG3_CPMU_EEE_MODE, val & ~TG3_CPMU_EEEMD_LPI_ENABLE);
2422 }
2423}
2424
b0c5943f
MC		 2425static void tg3_phy_eee_enable(struct tg3 *tp)
2426{
2427 u32 val;
2428
2429 if (tp->link_config.active_speed == SPEED_1000 &&
4153577a
JP		 2430 (tg3_asic_rev(tp) == ASIC_REV_5717 ||
2431 tg3_asic_rev(tp) == ASIC_REV_5719 ||
55086ad9 2432 tg3_flag(tp, 57765_CLASS)) &&
daf3ec68 2433 !tg3_phy_toggle_auxctl_smdsp(tp, true)) {
b715ce94
MC		 2434 val = MII_TG3_DSP_TAP26_ALNOKO |
2435 MII_TG3_DSP_TAP26_RMRXSTO;
2436 tg3_phydsp_write(tp, MII_TG3_DSP_TAP26, val);
daf3ec68 2437 tg3_phy_toggle_auxctl_smdsp(tp, false);
b0c5943f
MC		 2438 }
2439
2440 val = tr32(TG3_CPMU_EEE_MODE);
2441 tw32(TG3_CPMU_EEE_MODE, val | TG3_CPMU_EEEMD_LPI_ENABLE);
2442}
2443
1da177e4
LT		 2444static int tg3_wait_macro_done(struct tg3 *tp)
2445{
2446 int limit = 100;
2447
2448 while (limit--) {
2449 u32 tmp32;
2450
f08aa1a8 2451 if (!tg3_readphy(tp, MII_TG3_DSP_CONTROL, &tmp32)) {
1da177e4
LT		 2452 if ((tmp32 & 0x1000) == 0)
2453 break;
2454 }
2455 }
d4675b52 2456 if (limit < 0)
1da177e4
LT		 2457 return -EBUSY;
2458
2459 return 0;
2460}
2461
2462static int tg3_phy_write_and_check_testpat(struct tg3 *tp, int *resetp)
2463{
2464 static const u32 test_pat[4][6] = {
2465 { 0x00005555, 0x00000005, 0x00002aaa, 0x0000000a, 0x00003456, 0x00000003 },
2466 { 0x00002aaa, 0x0000000a, 0x00003333, 0x00000003, 0x0000789a, 0x00000005 },
2467 { 0x00005a5a, 0x00000005, 0x00002a6a, 0x0000000a, 0x00001bcd, 0x00000003 },
2468 { 0x00002a5a, 0x0000000a, 0x000033c3, 0x00000003, 0x00002ef1, 0x00000005 }
2469 };
2470 int chan;
2471
2472 for (chan = 0; chan < 4; chan++) {
2473 int i;
2474
2475 tg3_writephy(tp, MII_TG3_DSP_ADDRESS,
2476 (chan * 0x2000) | 0x0200);
f08aa1a8 2477 tg3_writephy(tp, MII_TG3_DSP_CONTROL, 0x0002);
1da177e4
LT		 2478
2479 for (i = 0; i < 6; i++)
2480 tg3_writephy(tp, MII_TG3_DSP_RW_PORT,
2481 test_pat[chan][i]);
2482
f08aa1a8 2483 tg3_writephy(tp, MII_TG3_DSP_CONTROL, 0x0202);
1da177e4
LT		 2484 if (tg3_wait_macro_done(tp)) {
2485 *resetp = 1;
2486 return -EBUSY;
2487 }
2488
2489 tg3_writephy(tp, MII_TG3_DSP_ADDRESS,
2490 (chan * 0x2000) | 0x0200);
f08aa1a8 2491 tg3_writephy(tp, MII_TG3_DSP_CONTROL, 0x0082);
1da177e4
LT		 2492 if (tg3_wait_macro_done(tp)) {
2493 *resetp = 1;
2494 return -EBUSY;
2495 }
2496
f08aa1a8 2497 tg3_writephy(tp, MII_TG3_DSP_CONTROL, 0x0802);
1da177e4
LT		 2498 if (tg3_wait_macro_done(tp)) {
2499 *resetp = 1;
2500 return -EBUSY;
2501 }
2502
2503 for (i = 0; i < 6; i += 2) {
2504 u32 low, high;
2505
2506 if (tg3_readphy(tp, MII_TG3_DSP_RW_PORT, &low) ||
2507 tg3_readphy(tp, MII_TG3_DSP_RW_PORT, &high) ||
2508 tg3_wait_macro_done(tp)) {
2509 *resetp = 1;
2510 return -EBUSY;
2511 }
2512 low &= 0x7fff;
2513 high &= 0x000f;
2514 if (low != test_pat[chan][i] ||
2515 high != test_pat[chan][i+1]) {
2516 tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x000b);
2517 tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x4001);
2518 tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x4005);
2519
2520 return -EBUSY;
2521 }
2522 }
2523 }
2524
2525 return 0;
2526}
2527
2528static int tg3_phy_reset_chanpat(struct tg3 *tp)
2529{
2530 int chan;
2531
2532 for (chan = 0; chan < 4; chan++) {
2533 int i;
2534
2535 tg3_writephy(tp, MII_TG3_DSP_ADDRESS,
2536 (chan * 0x2000) | 0x0200);
f08aa1a8 2537 tg3_writephy(tp, MII_TG3_DSP_CONTROL, 0x0002);
1da177e4
LT		 2538 for (i = 0; i < 6; i++)
2539 tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x000);
f08aa1a8 2540 tg3_writephy(tp, MII_TG3_DSP_CONTROL, 0x0202);
1da177e4
LT		 2541 if (tg3_wait_macro_done(tp))
2542 return -EBUSY;
2543 }
2544
2545 return 0;
2546}
2547
2548static int tg3_phy_reset_5703_4_5(struct tg3 *tp)
2549{
2550 u32 reg32, phy9_orig;
2551 int retries, do_phy_reset, err;
2552
2553 retries = 10;
2554 do_phy_reset = 1;
2555 do {
2556 if (do_phy_reset) {
2557 err = tg3_bmcr_reset(tp);
2558 if (err)
2559 return err;
2560 do_phy_reset = 0;
2561 }
2562
2563 /* Disable transmitter and interrupt. */
2564 if (tg3_readphy(tp, MII_TG3_EXT_CTRL, &reg32))
2565 continue;
2566
2567 reg32 |= 0x3000;
2568 tg3_writephy(tp, MII_TG3_EXT_CTRL, reg32);
2569
2570 /* Set full-duplex, 1000 mbps. */
2571 tg3_writephy(tp, MII_BMCR,
221c5637 2572 BMCR_FULLDPLX | BMCR_SPEED1000);
1da177e4
LT		 2573
2574 /* Set to master mode. */
221c5637 2575 if (tg3_readphy(tp, MII_CTRL1000, &phy9_orig))
1da177e4
LT		 2576 continue;
2577
221c5637
MC		 2578 tg3_writephy(tp, MII_CTRL1000,
2579 CTL1000_AS_MASTER | CTL1000_ENABLE_MASTER);
1da177e4 2580
daf3ec68 2581 err = tg3_phy_toggle_auxctl_smdsp(tp, true);
1d36ba45
MC		 2582 if (err)
2583 return err;
1da177e4
LT		 2584
2585 /* Block the PHY control access. */
6ee7c0a0 2586 tg3_phydsp_write(tp, 0x8005, 0x0800);
1da177e4
LT		 2587
2588 err = tg3_phy_write_and_check_testpat(tp, &do_phy_reset);
2589 if (!err)
2590 break;
2591 } while (--retries);
2592
2593 err = tg3_phy_reset_chanpat(tp);
2594 if (err)
2595 return err;
2596
6ee7c0a0 2597 tg3_phydsp_write(tp, 0x8005, 0x0000);
1da177e4
LT		 2598
2599 tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x8200);
f08aa1a8 2600 tg3_writephy(tp, MII_TG3_DSP_CONTROL, 0x0000);
1da177e4 2601
daf3ec68 2602 tg3_phy_toggle_auxctl_smdsp(tp, false);
1da177e4 2603
221c5637 2604 tg3_writephy(tp, MII_CTRL1000, phy9_orig);
1da177e4 2605
c6e27f2f
DC		 2606 err = tg3_readphy(tp, MII_TG3_EXT_CTRL, &reg32);
2607 if (err)
2608 return err;
1da177e4 2609
c6e27f2f
DC		 2610 reg32 &= ~0x3000;
2611 tg3_writephy(tp, MII_TG3_EXT_CTRL, reg32);
2612
2613 return 0;
1da177e4
LT		 2614}
2615
f4a46d1f
NNS		 2616static void tg3_carrier_off(struct tg3 *tp)
2617{
2618 netif_carrier_off(tp->dev);
2619 tp->link_up = false;
2620}
2621
ce20f161
NS		 2622static void tg3_warn_mgmt_link_flap(struct tg3 *tp)
2623{
2624 if (tg3_flag(tp, ENABLE_ASF))
2625 netdev_warn(tp->dev,
2626 "Management side-band traffic will be interrupted during phy settings change\n");
2627}
2628
1da177e4
LT		 2629/* This will reset the tigon3 PHY if there is no valid
2630 * link unless the FORCE argument is non-zero.
2631 */
2632static int tg3_phy_reset(struct tg3 *tp)
2633{
f833c4c1 2634 u32 val, cpmuctrl;
1da177e4
LT		 2635 int err;
2636
4153577a 2637 if (tg3_asic_rev(tp) == ASIC_REV_5906) {
60189ddf
MC		 2638 val = tr32(GRC_MISC_CFG);
2639 tw32_f(GRC_MISC_CFG, val & ~GRC_MISC_CFG_EPHY_IDDQ);
2640 udelay(40);
2641 }
f833c4c1
MC		 2642 err = tg3_readphy(tp, MII_BMSR, &val);
2643 err |= tg3_readphy(tp, MII_BMSR, &val);
1da177e4
LT		 2644 if (err != 0)
2645 return -EBUSY;
2646
f4a46d1f 2647 if (netif_running(tp->dev) && tp->link_up) {
84421b99 2648 netif_carrier_off(tp->dev);
c8e1e82b
MC		 2649 tg3_link_report(tp);
2650 }
2651
4153577a
JP		 2652 if (tg3_asic_rev(tp) == ASIC_REV_5703 ||
2653 tg3_asic_rev(tp) == ASIC_REV_5704 ||
2654 tg3_asic_rev(tp) == ASIC_REV_5705) {
1da177e4
LT		 2655 err = tg3_phy_reset_5703_4_5(tp);
2656 if (err)
2657 return err;
2658 goto out;
2659 }
2660
b2a5c19c 2661 cpmuctrl = 0;
4153577a
JP		 2662 if (tg3_asic_rev(tp) == ASIC_REV_5784 &&
2663 tg3_chip_rev(tp) != CHIPREV_5784_AX) {
b2a5c19c
MC		 2664 cpmuctrl = tr32(TG3_CPMU_CTRL);
2665 if (cpmuctrl & CPMU_CTRL_GPHY_10MB_RXONLY)
2666 tw32(TG3_CPMU_CTRL,
2667 cpmuctrl & ~CPMU_CTRL_GPHY_10MB_RXONLY);
2668 }
2669
1da177e4
LT		 2670 err = tg3_bmcr_reset(tp);
2671 if (err)
2672 return err;
2673
b2a5c19c 2674 if (cpmuctrl & CPMU_CTRL_GPHY_10MB_RXONLY) {
f833c4c1
MC		 2675 val = MII_TG3_DSP_EXP8_AEDW | MII_TG3_DSP_EXP8_REJ2MHz;
2676 tg3_phydsp_write(tp, MII_TG3_DSP_EXP8, val);
b2a5c19c
MC		 2677
2678 tw32(TG3_CPMU_CTRL, cpmuctrl);
2679 }
2680
4153577a
JP		 2681 if (tg3_chip_rev(tp) == CHIPREV_5784_AX ||
2682 tg3_chip_rev(tp) == CHIPREV_5761_AX) {
ce057f01
MC		 2683 val = tr32(TG3_CPMU_LSPD_1000MB_CLK);
2684 if ((val & CPMU_LSPD_1000MB_MACCLK_MASK) ==
2685 CPMU_LSPD_1000MB_MACCLK_12_5) {
2686 val &= ~CPMU_LSPD_1000MB_MACCLK_MASK;
2687 udelay(40);
2688 tw32_f(TG3_CPMU_LSPD_1000MB_CLK, val);
2689 }
2690 }
2691
63c3a66f 2692 if (tg3_flag(tp, 5717_PLUS) &&
f07e9af3 2693 (tp->phy_flags & TG3_PHYFLG_MII_SERDES))
ecf1410b
MC		 2694 return 0;
2695
b2a5c19c
MC		 2696 tg3_phy_apply_otp(tp);
2697
f07e9af3 2698 if (tp->phy_flags & TG3_PHYFLG_ENABLE_APD)
6833c043
MC		 2699 tg3_phy_toggle_apd(tp, true);
2700 else
2701 tg3_phy_toggle_apd(tp, false);
2702
1da177e4 2703out:
1d36ba45 2704 if ((tp->phy_flags & TG3_PHYFLG_ADC_BUG) &&
daf3ec68 2705 !tg3_phy_toggle_auxctl_smdsp(tp, true)) {
6ee7c0a0
MC		 2706 tg3_phydsp_write(tp, 0x201f, 0x2aaa);
2707 tg3_phydsp_write(tp, 0x000a, 0x0323);
daf3ec68 2708 tg3_phy_toggle_auxctl_smdsp(tp, false);
1da177e4 2709 }
1d36ba45 2710
f07e9af3 2711 if (tp->phy_flags & TG3_PHYFLG_5704_A0_BUG) {
f08aa1a8
MC		 2712 tg3_writephy(tp, MII_TG3_MISC_SHDW, 0x8d68);
2713 tg3_writephy(tp, MII_TG3_MISC_SHDW, 0x8d68);
1da177e4 2714 }
1d36ba45 2715
f07e9af3 2716 if (tp->phy_flags & TG3_PHYFLG_BER_BUG) {
daf3ec68 2717 if (!tg3_phy_toggle_auxctl_smdsp(tp, true)) {
1d36ba45
MC		 2718 tg3_phydsp_write(tp, 0x000a, 0x310b);
2719 tg3_phydsp_write(tp, 0x201f, 0x9506);
2720 tg3_phydsp_write(tp, 0x401f, 0x14e2);
daf3ec68 2721 tg3_phy_toggle_auxctl_smdsp(tp, false);
1d36ba45 2722 }
f07e9af3 2723 } else if (tp->phy_flags & TG3_PHYFLG_JITTER_BUG) {
daf3ec68 2724 if (!tg3_phy_toggle_auxctl_smdsp(tp, true)) {
1d36ba45
MC		 2725 tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x000a);
2726 if (tp->phy_flags & TG3_PHYFLG_ADJUST_TRIM) {
2727 tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x110b);
2728 tg3_writephy(tp, MII_TG3_TEST1,
2729 MII_TG3_TEST1_TRIM_EN | 0x4);
2730 } else
2731 tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x010b);
2732
daf3ec68 2733 tg3_phy_toggle_auxctl_smdsp(tp, false);
1d36ba45 2734 }
c424cb24 2735 }
1d36ba45 2736
1da177e4
LT		 2737 /* Set Extended packet length bit (bit 14) on all chips that */
2738 /* support jumbo frames */
79eb6904 2739 if ((tp->phy_id & TG3_PHY_ID_MASK) == TG3_PHY_ID_BCM5401) {
1da177e4 2740 /* Cannot do read-modify-write on 5401 */
b4bd2929 2741 tg3_phy_auxctl_write(tp, MII_TG3_AUXCTL_SHDWSEL_AUXCTL, 0x4c20);
63c3a66f 2742 } else if (tg3_flag(tp, JUMBO_CAPABLE)) {
1da177e4 2743 /* Set bit 14 with read-modify-write to preserve other bits */
15ee95c3
MC		 2744 err = tg3_phy_auxctl_read(tp,
2745 MII_TG3_AUXCTL_SHDWSEL_AUXCTL, &val);
2746 if (!err)
b4bd2929
MC		 2747 tg3_phy_auxctl_write(tp, MII_TG3_AUXCTL_SHDWSEL_AUXCTL,
2748 val | MII_TG3_AUXCTL_ACTL_EXTPKTLEN);
1da177e4
LT		 2749 }
2750
2751 /* Set phy register 0x10 bit 0 to high fifo elasticity to support
2752 * jumbo frames transmission.
2753 */
63c3a66f 2754 if (tg3_flag(tp, JUMBO_CAPABLE)) {
f833c4c1 2755 if (!tg3_readphy(tp, MII_TG3_EXT_CTRL, &val))
c6cdf436 2756 tg3_writephy(tp, MII_TG3_EXT_CTRL,
f833c4c1 2757 val | MII_TG3_EXT_CTRL_FIFO_ELASTIC);
1da177e4
LT		 2758 }
2759
4153577a 2760 if (tg3_asic_rev(tp) == ASIC_REV_5906) {
715116a1 2761 /* adjust output voltage */
535ef6e1 2762 tg3_writephy(tp, MII_TG3_FET_PTEST, 0x12);
715116a1
MC		 2763 }
2764
4153577a 2765 if (tg3_chip_rev_id(tp) == CHIPREV_ID_5762_A0)
c65a17f4
MC		 2766 tg3_phydsp_write(tp, 0xffb, 0x4000);
2767
953c96e0 2768 tg3_phy_toggle_automdix(tp, true);
1da177e4
LT		 2769 tg3_phy_set_wirespeed(tp);
2770 return 0;
2771}
2772
3a1e19d3
MC		 2773#define TG3_GPIO_MSG_DRVR_PRES 0x00000001
2774#define TG3_GPIO_MSG_NEED_VAUX 0x00000002
2775#define TG3_GPIO_MSG_MASK (TG3_GPIO_MSG_DRVR_PRES | \
2776 TG3_GPIO_MSG_NEED_VAUX)
2777#define TG3_GPIO_MSG_ALL_DRVR_PRES_MASK \
2778 ((TG3_GPIO_MSG_DRVR_PRES << 0) | \
2779 (TG3_GPIO_MSG_DRVR_PRES << 4) | \
2780 (TG3_GPIO_MSG_DRVR_PRES << 8) | \
2781 (TG3_GPIO_MSG_DRVR_PRES << 12))
2782
2783#define TG3_GPIO_MSG_ALL_NEED_VAUX_MASK \
2784 ((TG3_GPIO_MSG_NEED_VAUX << 0) | \
2785 (TG3_GPIO_MSG_NEED_VAUX << 4) | \
2786 (TG3_GPIO_MSG_NEED_VAUX << 8) | \
2787 (TG3_GPIO_MSG_NEED_VAUX << 12))
2788
2789static inline u32 tg3_set_function_status(struct tg3 *tp, u32 newstat)
2790{
2791 u32 status, shift;
2792
4153577a
JP		 2793 if (tg3_asic_rev(tp) == ASIC_REV_5717 ||
2794 tg3_asic_rev(tp) == ASIC_REV_5719)
3a1e19d3
MC		 2795 status = tg3_ape_read32(tp, TG3_APE_GPIO_MSG);
2796 else
2797 status = tr32(TG3_CPMU_DRV_STATUS);
2798
2799 shift = TG3_APE_GPIO_MSG_SHIFT + 4 * tp->pci_fn;
2800 status &= ~(TG3_GPIO_MSG_MASK << shift);
2801 status |= (newstat << shift);
2802
4153577a
JP		 2803 if (tg3_asic_rev(tp) == ASIC_REV_5717 ||
2804 tg3_asic_rev(tp) == ASIC_REV_5719)
3a1e19d3
MC		 2805 tg3_ape_write32(tp, TG3_APE_GPIO_MSG, status);
2806 else
2807 tw32(TG3_CPMU_DRV_STATUS, status);
2808
2809 return status >> TG3_APE_GPIO_MSG_SHIFT;
2810}
2811
520b2756
MC		 2812static inline int tg3_pwrsrc_switch_to_vmain(struct tg3 *tp)
2813{
2814 if (!tg3_flag(tp, IS_NIC))
2815 return 0;
2816
4153577a
JP		 2817 if (tg3_asic_rev(tp) == ASIC_REV_5717 ||
2818 tg3_asic_rev(tp) == ASIC_REV_5719 ||
2819 tg3_asic_rev(tp) == ASIC_REV_5720) {
3a1e19d3
MC		 2820 if (tg3_ape_lock(tp, TG3_APE_LOCK_GPIO))
2821 return -EIO;
520b2756 2822
3a1e19d3
MC		 2823 tg3_set_function_status(tp, TG3_GPIO_MSG_DRVR_PRES);
2824
2825 tw32_wait_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl,
2826 TG3_GRC_LCLCTL_PWRSW_DELAY);
2827
2828 tg3_ape_unlock(tp, TG3_APE_LOCK_GPIO);
2829 } else {
2830 tw32_wait_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl,
2831 TG3_GRC_LCLCTL_PWRSW_DELAY);
2832 }
6f5c8f83 2833
520b2756
MC		 2834 return 0;
2835}
2836
2837static void tg3_pwrsrc_die_with_vmain(struct tg3 *tp)
2838{
2839 u32 grc_local_ctrl;
2840
2841 if (!tg3_flag(tp, IS_NIC) ||
4153577a
JP		 2842 tg3_asic_rev(tp) == ASIC_REV_5700 ||
2843 tg3_asic_rev(tp) == ASIC_REV_5701)
520b2756
MC		 2844 return;
2845
2846 grc_local_ctrl = tp->grc_local_ctrl | GRC_LCLCTRL_GPIO_OE1;
2847
2848 tw32_wait_f(GRC_LOCAL_CTRL,
2849 grc_local_ctrl | GRC_LCLCTRL_GPIO_OUTPUT1,
2850 TG3_GRC_LCLCTL_PWRSW_DELAY);
2851
2852 tw32_wait_f(GRC_LOCAL_CTRL,
2853 grc_local_ctrl,
2854 TG3_GRC_LCLCTL_PWRSW_DELAY);
2855
2856 tw32_wait_f(GRC_LOCAL_CTRL,
2857 grc_local_ctrl | GRC_LCLCTRL_GPIO_OUTPUT1,
2858 TG3_GRC_LCLCTL_PWRSW_DELAY);
2859}
2860
2861static void tg3_pwrsrc_switch_to_vaux(struct tg3 *tp)
2862{
2863 if (!tg3_flag(tp, IS_NIC))
2864 return;
2865
4153577a
JP		 2866 if (tg3_asic_rev(tp) == ASIC_REV_5700 ||
2867 tg3_asic_rev(tp) == ASIC_REV_5701) {
520b2756
MC		 2868 tw32_wait_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl |
2869 (GRC_LCLCTRL_GPIO_OE0 |
2870 GRC_LCLCTRL_GPIO_OE1 |
2871 GRC_LCLCTRL_GPIO_OE2 |
2872 GRC_LCLCTRL_GPIO_OUTPUT0 |
2873 GRC_LCLCTRL_GPIO_OUTPUT1),
2874 TG3_GRC_LCLCTL_PWRSW_DELAY);
2875 } else if (tp->pdev->device == PCI_DEVICE_ID_TIGON3_5761 ||
2876 tp->pdev->device == TG3PCI_DEVICE_TIGON3_5761S) {
2877 /* The 5761 non-e device swaps GPIO 0 and GPIO 2. */
2878 u32 grc_local_ctrl = GRC_LCLCTRL_GPIO_OE0 |
2879 GRC_LCLCTRL_GPIO_OE1 |
2880 GRC_LCLCTRL_GPIO_OE2 |
2881 GRC_LCLCTRL_GPIO_OUTPUT0 |
2882 GRC_LCLCTRL_GPIO_OUTPUT1 |
2883 tp->grc_local_ctrl;
2884 tw32_wait_f(GRC_LOCAL_CTRL, grc_local_ctrl,
2885 TG3_GRC_LCLCTL_PWRSW_DELAY);
2886
2887 grc_local_ctrl |= GRC_LCLCTRL_GPIO_OUTPUT2;
2888 tw32_wait_f(GRC_LOCAL_CTRL, grc_local_ctrl,
2889 TG3_GRC_LCLCTL_PWRSW_DELAY);
2890
2891 grc_local_ctrl &= ~GRC_LCLCTRL_GPIO_OUTPUT0;
2892 tw32_wait_f(GRC_LOCAL_CTRL, grc_local_ctrl,
2893 TG3_GRC_LCLCTL_PWRSW_DELAY);
2894 } else {
2895 u32 no_gpio2;
2896 u32 grc_local_ctrl = 0;
2897
2898 /* Workaround to prevent overdrawing Amps. */
4153577a 2899 if (tg3_asic_rev(tp) == ASIC_REV_5714) {
520b2756
MC		 2900 grc_local_ctrl |= GRC_LCLCTRL_GPIO_OE3;
2901 tw32_wait_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl |
2902 grc_local_ctrl,
2903 TG3_GRC_LCLCTL_PWRSW_DELAY);
2904 }
2905
2906 /* On 5753 and variants, GPIO2 cannot be used. */
2907 no_gpio2 = tp->nic_sram_data_cfg &
2908 NIC_SRAM_DATA_CFG_NO_GPIO2;
2909
2910 grc_local_ctrl |= GRC_LCLCTRL_GPIO_OE0 |
2911 GRC_LCLCTRL_GPIO_OE1 |
2912 GRC_LCLCTRL_GPIO_OE2 |
2913 GRC_LCLCTRL_GPIO_OUTPUT1 |
2914 GRC_LCLCTRL_GPIO_OUTPUT2;
2915 if (no_gpio2) {
2916 grc_local_ctrl &= ~(GRC_LCLCTRL_GPIO_OE2 |
2917 GRC_LCLCTRL_GPIO_OUTPUT2);
2918 }
2919 tw32_wait_f(GRC_LOCAL_CTRL,
2920 tp->grc_local_ctrl | grc_local_ctrl,
2921 TG3_GRC_LCLCTL_PWRSW_DELAY);
2922
2923 grc_local_ctrl |= GRC_LCLCTRL_GPIO_OUTPUT0;
2924
2925 tw32_wait_f(GRC_LOCAL_CTRL,
2926 tp->grc_local_ctrl | grc_local_ctrl,
2927 TG3_GRC_LCLCTL_PWRSW_DELAY);
2928
2929 if (!no_gpio2) {
2930 grc_local_ctrl &= ~GRC_LCLCTRL_GPIO_OUTPUT2;
2931 tw32_wait_f(GRC_LOCAL_CTRL,
2932 tp->grc_local_ctrl | grc_local_ctrl,
2933 TG3_GRC_LCLCTL_PWRSW_DELAY);
2934 }
2935 }
3a1e19d3
MC		 2936}
2937
cd0d7228 2938static void tg3_frob_aux_power_5717(struct tg3 *tp, bool wol_enable)
3a1e19d3
MC		 2939{
2940 u32 msg = 0;
2941
2942 /* Serialize power state transitions */
2943 if (tg3_ape_lock(tp, TG3_APE_LOCK_GPIO))
2944 return;
2945
cd0d7228 2946 if (tg3_flag(tp, ENABLE_ASF) || tg3_flag(tp, ENABLE_APE) || wol_enable)
3a1e19d3
MC		 2947 msg = TG3_GPIO_MSG_NEED_VAUX;
2948
2949 msg = tg3_set_function_status(tp, msg);
2950
2951 if (msg & TG3_GPIO_MSG_ALL_DRVR_PRES_MASK)
2952 goto done;
6f5c8f83 2953
3a1e19d3
MC		 2954 if (msg & TG3_GPIO_MSG_ALL_NEED_VAUX_MASK)
2955 tg3_pwrsrc_switch_to_vaux(tp);
2956 else
2957 tg3_pwrsrc_die_with_vmain(tp);
2958
2959done:
6f5c8f83 2960 tg3_ape_unlock(tp, TG3_APE_LOCK_GPIO);
520b2756
MC		 2961}
2962
cd0d7228 2963static void tg3_frob_aux_power(struct tg3 *tp, bool include_wol)
1da177e4 2964{
683644b7 2965 bool need_vaux = false;
1da177e4 2966
334355aa 2967 /* The GPIOs do something completely different on 57765. */
55086ad9 2968 if (!tg3_flag(tp, IS_NIC) || tg3_flag(tp, 57765_CLASS))
1da177e4
LT		 2969 return;
2970
4153577a
JP		 2971 if (tg3_asic_rev(tp) == ASIC_REV_5717 ||
2972 tg3_asic_rev(tp) == ASIC_REV_5719 ||
2973 tg3_asic_rev(tp) == ASIC_REV_5720) {
cd0d7228
MC		 2974 tg3_frob_aux_power_5717(tp, include_wol ?
2975 tg3_flag(tp, WOL_ENABLE) != 0 : 0);
3a1e19d3
MC		 2976 return;
2977 }
2978
2979 if (tp->pdev_peer && tp->pdev_peer != tp->pdev) {
8c2dc7e1
MC		 2980 struct net_device *dev_peer;
2981
2982 dev_peer = pci_get_drvdata(tp->pdev_peer);
683644b7 2983
bc1c7567 2984 /* remove_one() may have been run on the peer. */
683644b7
MC		 2985 if (dev_peer) {
2986 struct tg3 *tp_peer = netdev_priv(dev_peer);
2987
63c3a66f 2988 if (tg3_flag(tp_peer, INIT_COMPLETE))
683644b7
MC		 2989 return;
2990
cd0d7228 2991 if ((include_wol && tg3_flag(tp_peer, WOL_ENABLE)) ||
63c3a66f 2992 tg3_flag(tp_peer, ENABLE_ASF))
683644b7
MC		 2993 need_vaux = true;
2994 }
1da177e4
LT		 2995 }
2996
cd0d7228
MC		 2997 if ((include_wol && tg3_flag(tp, WOL_ENABLE)) ||
2998 tg3_flag(tp, ENABLE_ASF))
683644b7
MC		 2999 need_vaux = true;
3000
520b2756
MC		 3001 if (need_vaux)
3002 tg3_pwrsrc_switch_to_vaux(tp);
3003 else
3004 tg3_pwrsrc_die_with_vmain(tp);
1da177e4
LT		 3005}
3006
e8f3f6ca
MC		 3007static int tg3_5700_link_polarity(struct tg3 *tp, u32 speed)
3008{
3009 if (tp->led_ctrl == LED_CTRL_MODE_PHY_2)
3010 return 1;
79eb6904 3011 else if ((tp->phy_id & TG3_PHY_ID_MASK) == TG3_PHY_ID_BCM5411) {
e8f3f6ca
MC		 3012 if (speed != SPEED_10)
3013 return 1;
3014 } else if (speed == SPEED_10)
3015 return 1;
3016
3017 return 0;
3018}
3019
44f3b503
NS		 3020static bool tg3_phy_power_bug(struct tg3 *tp)
3021{
3022 switch (tg3_asic_rev(tp)) {
3023 case ASIC_REV_5700:
3024 case ASIC_REV_5704:
3025 return true;
3026 case ASIC_REV_5780:
3027 if (tp->phy_flags & TG3_PHYFLG_MII_SERDES)
3028 return true;
3029 return false;
3030 case ASIC_REV_5717:
3031 if (!tp->pci_fn)
3032 return true;
3033 return false;
3034 case ASIC_REV_5719:
3035 case ASIC_REV_5720:
3036 if ((tp->phy_flags & TG3_PHYFLG_PHY_SERDES) &&
3037 !tp->pci_fn)
3038 return true;
3039 return false;
3040 }
3041
3042 return false;
3043}
3044
989038e2
NS		 3045static bool tg3_phy_led_bug(struct tg3 *tp)
3046{
3047 switch (tg3_asic_rev(tp)) {
3048 case ASIC_REV_5719:
300cf9b9 3049 case ASIC_REV_5720:
989038e2
NS		 3050 if ((tp->phy_flags & TG3_PHYFLG_MII_SERDES) &&
3051 !tp->pci_fn)
3052 return true;
3053 return false;
3054 }
3055
3056 return false;
3057}
3058
0a459aac 3059static void tg3_power_down_phy(struct tg3 *tp, bool do_low_power)
15c3b696 3060{
ce057f01
MC		 3061 u32 val;
3062
942d1af0
NS		 3063 if (tp->phy_flags & TG3_PHYFLG_KEEP_LINK_ON_PWRDN)
3064 return;
3065
f07e9af3 3066 if (tp->phy_flags & TG3_PHYFLG_PHY_SERDES) {
4153577a 3067 if (tg3_asic_rev(tp) == ASIC_REV_5704) {
5129724a
MC		 3068 u32 sg_dig_ctrl = tr32(SG_DIG_CTRL);
3069 u32 serdes_cfg = tr32(MAC_SERDES_CFG);
3070
3071 sg_dig_ctrl |=
3072 SG_DIG_USING_HW_AUTONEG | SG_DIG_SOFT_RESET;
3073 tw32(SG_DIG_CTRL, sg_dig_ctrl);
3074 tw32(MAC_SERDES_CFG, serdes_cfg | (1 << 15));
3075 }
3f7045c1 3076 return;
5129724a 3077 }
3f7045c1 3078
4153577a 3079 if (tg3_asic_rev(tp) == ASIC_REV_5906) {
60189ddf
MC		 3080 tg3_bmcr_reset(tp);
3081 val = tr32(GRC_MISC_CFG);
3082 tw32_f(GRC_MISC_CFG, val | GRC_MISC_CFG_EPHY_IDDQ);
3083 udelay(40);
3084 return;
f07e9af3 3085 } else if (tp->phy_flags & TG3_PHYFLG_IS_FET) {
0e5f784c
MC		 3086 u32 phytest;
3087 if (!tg3_readphy(tp, MII_TG3_FET_TEST, &phytest)) {
3088 u32 phy;
3089
3090 tg3_writephy(tp, MII_ADVERTISE, 0);
3091 tg3_writephy(tp, MII_BMCR,
3092 BMCR_ANENABLE | BMCR_ANRESTART);
3093
3094 tg3_writephy(tp, MII_TG3_FET_TEST,
3095 phytest | MII_TG3_FET_SHADOW_EN);
3096 if (!tg3_readphy(tp, MII_TG3_FET_SHDW_AUXMODE4, &phy)) {
3097 phy |= MII_TG3_FET_SHDW_AUXMODE4_SBPD;
3098 tg3_writephy(tp,
3099 MII_TG3_FET_SHDW_AUXMODE4,
3100 phy);
3101 }
3102 tg3_writephy(tp, MII_TG3_FET_TEST, phytest);
3103 }
3104 return;
0a459aac 3105 } else if (do_low_power) {
989038e2
NS		 3106 if (!tg3_phy_led_bug(tp))
3107 tg3_writephy(tp, MII_TG3_EXT_CTRL,
3108 MII_TG3_EXT_CTRL_FORCE_LED_OFF);
0a459aac 3109
b4bd2929
MC		 3110 val = MII_TG3_AUXCTL_PCTL_100TX_LPWR |
3111 MII_TG3_AUXCTL_PCTL_SPR_ISOLATE |
3112 MII_TG3_AUXCTL_PCTL_VREG_11V;
3113 tg3_phy_auxctl_write(tp, MII_TG3_AUXCTL_SHDWSEL_PWRCTL, val);
715116a1 3114 }
3f7045c1 3115
15c3b696
MC		 3116 /* The PHY should not be powered down on some chips because
3117 * of bugs.
3118 */
44f3b503 3119 if (tg3_phy_power_bug(tp))
15c3b696 3120 return;
ce057f01 3121
4153577a
JP		 3122 if (tg3_chip_rev(tp) == CHIPREV_5784_AX ||
3123 tg3_chip_rev(tp) == CHIPREV_5761_AX) {
ce057f01
MC		 3124 val = tr32(TG3_CPMU_LSPD_1000MB_CLK);
3125 val &= ~CPMU_LSPD_1000MB_MACCLK_MASK;
3126 val |= CPMU_LSPD_1000MB_MACCLK_12_5;
3127 tw32_f(TG3_CPMU_LSPD_1000MB_CLK, val);
3128 }
3129
15c3b696
MC		 3130 tg3_writephy(tp, MII_BMCR, BMCR_PDOWN);
3131}
3132
ffbcfed4
MC		 3133/* tp->lock is held. */
3134static int tg3_nvram_lock(struct tg3 *tp)
3135{
63c3a66f 3136 if (tg3_flag(tp, NVRAM)) {
ffbcfed4
MC		 3137 int i;
3138
3139 if (tp->nvram_lock_cnt == 0) {
3140 tw32(NVRAM_SWARB, SWARB_REQ_SET1);
3141 for (i = 0; i < 8000; i++) {
3142 if (tr32(NVRAM_SWARB) & SWARB_GNT1)
3143 break;
3144 udelay(20);
3145 }
3146 if (i == 8000) {
3147 tw32(NVRAM_SWARB, SWARB_REQ_CLR1);
3148 return -ENODEV;
3149 }
3150 }
3151 tp->nvram_lock_cnt++;
3152 }
3153 return 0;
3154}
3155
3156/* tp->lock is held. */
3157static void tg3_nvram_unlock(struct tg3 *tp)
3158{
63c3a66f 3159 if (tg3_flag(tp, NVRAM)) {
ffbcfed4
MC		 3160 if (tp->nvram_lock_cnt > 0)
3161 tp->nvram_lock_cnt--;
3162 if (tp->nvram_lock_cnt == 0)
3163 tw32_f(NVRAM_SWARB, SWARB_REQ_CLR1);
3164 }
3165}
3166
3167/* tp->lock is held. */
3168static void tg3_enable_nvram_access(struct tg3 *tp)
3169{
63c3a66f 3170 if (tg3_flag(tp, 5750_PLUS) && !tg3_flag(tp, PROTECTED_NVRAM)) {
ffbcfed4
MC		 3171 u32 nvaccess = tr32(NVRAM_ACCESS);
3172
3173 tw32(NVRAM_ACCESS, nvaccess | ACCESS_ENABLE);
3174 }
3175}
3176
3177/* tp->lock is held. */
3178static void tg3_disable_nvram_access(struct tg3 *tp)
3179{
63c3a66f 3180 if (tg3_flag(tp, 5750_PLUS) && !tg3_flag(tp, PROTECTED_NVRAM)) {
ffbcfed4
MC		 3181 u32 nvaccess = tr32(NVRAM_ACCESS);
3182
3183 tw32(NVRAM_ACCESS, nvaccess & ~ACCESS_ENABLE);
3184 }
3185}
3186
3187static int tg3_nvram_read_using_eeprom(struct tg3 *tp,
3188 u32 offset, u32 *val)
3189{
3190 u32 tmp;
3191 int i;
3192
3193 if (offset > EEPROM_ADDR_ADDR_MASK || (offset % 4) != 0)
3194 return -EINVAL;
3195
3196 tmp = tr32(GRC_EEPROM_ADDR) & ~(EEPROM_ADDR_ADDR_MASK |
3197 EEPROM_ADDR_DEVID_MASK |
3198 EEPROM_ADDR_READ);
3199 tw32(GRC_EEPROM_ADDR,
3200 tmp |
3201 (0 << EEPROM_ADDR_DEVID_SHIFT) |
3202 ((offset << EEPROM_ADDR_ADDR_SHIFT) &
3203 EEPROM_ADDR_ADDR_MASK) |
3204 EEPROM_ADDR_READ | EEPROM_ADDR_START);
3205
3206 for (i = 0; i < 1000; i++) {
3207 tmp = tr32(GRC_EEPROM_ADDR);
3208
3209 if (tmp & EEPROM_ADDR_COMPLETE)
3210 break;
3211 msleep(1);
3212 }
3213 if (!(tmp & EEPROM_ADDR_COMPLETE))
3214 return -EBUSY;
3215
62cedd11
MC		 3216 tmp = tr32(GRC_EEPROM_DATA);
3217
3218 /*
3219 * The data will always be opposite the native endian
3220 * format. Perform a blind byteswap to compensate.
3221 */
3222 *val = swab32(tmp);
3223
ffbcfed4
MC		 3224 return 0;
3225}
3226
3227#define NVRAM_CMD_TIMEOUT 10000
3228
3229static int tg3_nvram_exec_cmd(struct tg3 *tp, u32 nvram_cmd)
3230{
3231 int i;
3232
3233 tw32(NVRAM_CMD, nvram_cmd);
3234 for (i = 0; i < NVRAM_CMD_TIMEOUT; i++) {
3235 udelay(10);
3236 if (tr32(NVRAM_CMD) & NVRAM_CMD_DONE) {
3237 udelay(10);
3238 break;
3239 }
3240 }
3241
3242 if (i == NVRAM_CMD_TIMEOUT)
3243 return -EBUSY;
3244
3245 return 0;
3246}
3247
3248static u32 tg3_nvram_phys_addr(struct tg3 *tp, u32 addr)
3249{
63c3a66f
JP		 3250 if (tg3_flag(tp, NVRAM) &&
3251 tg3_flag(tp, NVRAM_BUFFERED) &&
3252 tg3_flag(tp, FLASH) &&
3253 !tg3_flag(tp, NO_NVRAM_ADDR_TRANS) &&
ffbcfed4
MC		 3254 (tp->nvram_jedecnum == JEDEC_ATMEL))
3255
3256 addr = ((addr / tp->nvram_pagesize) <<
3257 ATMEL_AT45DB0X1B_PAGE_POS) +
3258 (addr % tp->nvram_pagesize);
3259
3260 return addr;
3261}
3262
3263static u32 tg3_nvram_logical_addr(struct tg3 *tp, u32 addr)
3264{
63c3a66f
JP		 3265 if (tg3_flag(tp, NVRAM) &&
3266 tg3_flag(tp, NVRAM_BUFFERED) &&
3267 tg3_flag(tp, FLASH) &&
3268 !tg3_flag(tp, NO_NVRAM_ADDR_TRANS) &&
ffbcfed4
MC		 3269 (tp->nvram_jedecnum == JEDEC_ATMEL))
3270
3271 addr = ((addr >> ATMEL_AT45DB0X1B_PAGE_POS) *
3272 tp->nvram_pagesize) +
3273 (addr & ((1 << ATMEL_AT45DB0X1B_PAGE_POS) - 1));
3274
3275 return addr;
3276}
3277
e4f34110
MC		 3278/* NOTE: Data read in from NVRAM is byteswapped according to
3279 * the byteswapping settings for all other register accesses.
3280 * tg3 devices are BE devices, so on a BE machine, the data
3281 * returned will be exactly as it is seen in NVRAM. On a LE
3282 * machine, the 32-bit value will be byteswapped.
3283 */
ffbcfed4
MC		 3284static int tg3_nvram_read(struct tg3 *tp, u32 offset, u32 *val)
3285{
3286 int ret;
3287
63c3a66f 3288 if (!tg3_flag(tp, NVRAM))
ffbcfed4
MC		 3289 return tg3_nvram_read_using_eeprom(tp, offset, val);
3290
3291 offset = tg3_nvram_phys_addr(tp, offset);
3292
3293 if (offset > NVRAM_ADDR_MSK)
3294 return -EINVAL;
3295
3296 ret = tg3_nvram_lock(tp);
3297 if (ret)
3298 return ret;
3299
3300 tg3_enable_nvram_access(tp);
3301
3302 tw32(NVRAM_ADDR, offset);
3303 ret = tg3_nvram_exec_cmd(tp, NVRAM_CMD_RD | NVRAM_CMD_GO |
3304 NVRAM_CMD_FIRST | NVRAM_CMD_LAST | NVRAM_CMD_DONE);
3305
3306 if (ret == 0)
e4f34110 3307 *val = tr32(NVRAM_RDDATA);
ffbcfed4
MC		 3308
3309 tg3_disable_nvram_access(tp);
3310
3311 tg3_nvram_unlock(tp);
3312
3313 return ret;
3314}
3315
a9dc529d
MC		 3316/* Ensures NVRAM data is in bytestream format. */
3317static int tg3_nvram_read_be32(struct tg3 *tp, u32 offset, __be32 *val)
ffbcfed4
MC		 3318{
3319 u32 v;
a9dc529d 3320 int res = tg3_nvram_read(tp, offset, &v);
ffbcfed4 3321 if (!res)
a9dc529d 3322 *val = cpu_to_be32(v);
ffbcfed4
MC		 3323 return res;
3324}
3325
dbe9b92a
MC		 3326static int tg3_nvram_write_block_using_eeprom(struct tg3 *tp,
3327 u32 offset, u32 len, u8 *buf)
3328{
3329 int i, j, rc = 0;
3330 u32 val;
3331
3332 for (i = 0; i < len; i += 4) {
3333 u32 addr;
3334 __be32 data;
3335
3336 addr = offset + i;
3337
3338 memcpy(&data, buf + i, 4);
3339
3340 /*
3341 * The SEEPROM interface expects the data to always be opposite
3342 * the native endian format. We accomplish this by reversing
3343 * all the operations that would have been performed on the
3344 * data from a call to tg3_nvram_read_be32().
3345 */
3346 tw32(GRC_EEPROM_DATA, swab32(be32_to_cpu(data)));
3347
3348 val = tr32(GRC_EEPROM_ADDR);
3349 tw32(GRC_EEPROM_ADDR, val | EEPROM_ADDR_COMPLETE);
3350
3351 val &= ~(EEPROM_ADDR_ADDR_MASK | EEPROM_ADDR_DEVID_MASK |
3352 EEPROM_ADDR_READ);
3353 tw32(GRC_EEPROM_ADDR, val |
3354 (0 << EEPROM_ADDR_DEVID_SHIFT) |
3355 (addr & EEPROM_ADDR_ADDR_MASK) |
3356 EEPROM_ADDR_START |
3357 EEPROM_ADDR_WRITE);
3358
3359 for (j = 0; j < 1000; j++) {
3360 val = tr32(GRC_EEPROM_ADDR);
3361
3362 if (val & EEPROM_ADDR_COMPLETE)
3363 break;
3364 msleep(1);
3365 }
3366 if (!(val & EEPROM_ADDR_COMPLETE)) {
3367 rc = -EBUSY;
3368 break;
3369 }
3370 }
3371
3372 return rc;
3373}
3374
3375/* offset and length are dword aligned */
3376static int tg3_nvram_write_block_unbuffered(struct tg3 *tp, u32 offset, u32 len,
3377 u8 *buf)
3378{
3379 int ret = 0;
3380 u32 pagesize = tp->nvram_pagesize;
3381 u32 pagemask = pagesize - 1;
3382 u32 nvram_cmd;
3383 u8 *tmp;
3384
3385 tmp = kmalloc(pagesize, GFP_KERNEL);
3386 if (tmp == NULL)
3387 return -ENOMEM;
3388
3389 while (len) {
3390 int j;
3391 u32 phy_addr, page_off, size;
3392
3393 phy_addr = offset & ~pagemask;
3394
3395 for (j = 0; j < pagesize; j += 4) {
3396 ret = tg3_nvram_read_be32(tp, phy_addr + j,
3397 (__be32 *) (tmp + j));
3398 if (ret)
3399 break;
3400 }
3401 if (ret)
3402 break;
3403
3404 page_off = offset & pagemask;
3405 size = pagesize;
3406 if (len < size)
3407 size = len;
3408
3409 len -= size;
3410
3411 memcpy(tmp + page_off, buf, size);
3412
3413 offset = offset + (pagesize - page_off);
3414
3415 tg3_enable_nvram_access(tp);
3416
3417 /*
3418 * Before we can erase the flash page, we need
3419 * to issue a special "write enable" command.
3420 */
3421 nvram_cmd = NVRAM_CMD_WREN | NVRAM_CMD_GO | NVRAM_CMD_DONE;
3422
3423 if (tg3_nvram_exec_cmd(tp, nvram_cmd))
3424 break;
3425
3426 /* Erase the target page */
3427 tw32(NVRAM_ADDR, phy_addr);
3428
3429 nvram_cmd = NVRAM_CMD_GO | NVRAM_CMD_DONE | NVRAM_CMD_WR |
3430 NVRAM_CMD_FIRST | NVRAM_CMD_LAST | NVRAM_CMD_ERASE;
3431
3432 if (tg3_nvram_exec_cmd(tp, nvram_cmd))
3433 break;
3434
3435 /* Issue another write enable to start the write. */
3436 nvram_cmd = NVRAM_CMD_WREN | NVRAM_CMD_GO | NVRAM_CMD_DONE;
3437
3438 if (tg3_nvram_exec_cmd(tp, nvram_cmd))
3439 break;
3440
3441 for (j = 0; j < pagesize; j += 4) {
3442 __be32 data;
3443
3444 data = *((__be32 *) (tmp + j));
3445
3446 tw32(NVRAM_WRDATA, be32_to_cpu(data));
3447
3448 tw32(NVRAM_ADDR, phy_addr + j);
3449
3450 nvram_cmd = NVRAM_CMD_GO | NVRAM_CMD_DONE |
3451 NVRAM_CMD_WR;
3452
3453 if (j == 0)
3454 nvram_cmd |= NVRAM_CMD_FIRST;
3455 else if (j == (pagesize - 4))
3456 nvram_cmd |= NVRAM_CMD_LAST;
3457
3458 ret = tg3_nvram_exec_cmd(tp, nvram_cmd);
3459 if (ret)
3460 break;
3461 }
3462 if (ret)
3463 break;
3464 }
3465
3466 nvram_cmd = NVRAM_CMD_WRDI | NVRAM_CMD_GO | NVRAM_CMD_DONE;
3467 tg3_nvram_exec_cmd(tp, nvram_cmd);
3468
3469 kfree(tmp);
3470
3471 return ret;
3472}
3473
3474/* offset and length are dword aligned */
3475static int tg3_nvram_write_block_buffered(struct tg3 *tp, u32 offset, u32 len,
3476 u8 *buf)
3477{
3478 int i, ret = 0;
3479
3480 for (i = 0; i < len; i += 4, offset += 4) {
3481 u32 page_off, phy_addr, nvram_cmd;
3482 __be32 data;
3483
3484 memcpy(&data, buf + i, 4);
3485 tw32(NVRAM_WRDATA, be32_to_cpu(data));
3486
3487 page_off = offset % tp->nvram_pagesize;
3488
3489 phy_addr = tg3_nvram_phys_addr(tp, offset);
3490
dbe9b92a
MC		 3491 nvram_cmd = NVRAM_CMD_GO | NVRAM_CMD_DONE | NVRAM_CMD_WR;
3492
3493 if (page_off == 0 || i == 0)
3494 nvram_cmd |= NVRAM_CMD_FIRST;
3495 if (page_off == (tp->nvram_pagesize - 4))
3496 nvram_cmd |= NVRAM_CMD_LAST;
3497
3498 if (i == (len - 4))
3499 nvram_cmd |= NVRAM_CMD_LAST;
3500
42278224
MC		 3501 if ((nvram_cmd & NVRAM_CMD_FIRST) ||
3502 !tg3_flag(tp, FLASH) ||
3503 !tg3_flag(tp, 57765_PLUS))
3504 tw32(NVRAM_ADDR, phy_addr);
3505
4153577a 3506 if (tg3_asic_rev(tp) != ASIC_REV_5752 &&
dbe9b92a
MC		 3507 !tg3_flag(tp, 5755_PLUS) &&
3508 (tp->nvram_jedecnum == JEDEC_ST) &&
3509 (nvram_cmd & NVRAM_CMD_FIRST)) {
3510 u32 cmd;
3511
3512 cmd = NVRAM_CMD_WREN | NVRAM_CMD_GO | NVRAM_CMD_DONE;
3513 ret = tg3_nvram_exec_cmd(tp, cmd);
3514 if (ret)
3515 break;
3516 }
3517 if (!tg3_flag(tp, FLASH)) {
3518 /* We always do complete word writes to eeprom. */
3519 nvram_cmd |= (NVRAM_CMD_FIRST | NVRAM_CMD_LAST);
3520 }
3521
3522 ret = tg3_nvram_exec_cmd(tp, nvram_cmd);
3523 if (ret)
3524 break;
3525 }
3526 return ret;
3527}
3528
3529/* offset and length are dword aligned */
3530static int tg3_nvram_write_block(struct tg3 *tp, u32 offset, u32 len, u8 *buf)
3531{
3532 int ret;
3533
3534 if (tg3_flag(tp, EEPROM_WRITE_PROT)) {
3535 tw32_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl &
3536 ~GRC_LCLCTRL_GPIO_OUTPUT1);
3537 udelay(40);
3538 }
3539
3540 if (!tg3_flag(tp, NVRAM)) {
3541 ret = tg3_nvram_write_block_using_eeprom(tp, offset, len, buf);
3542 } else {
3543 u32 grc_mode;
3544
3545 ret = tg3_nvram_lock(tp);
3546 if (ret)
3547 return ret;
3548
3549 tg3_enable_nvram_access(tp);
3550 if (tg3_flag(tp, 5750_PLUS) && !tg3_flag(tp, PROTECTED_NVRAM))
3551 tw32(NVRAM_WRITE1, 0x406);
3552
3553 grc_mode = tr32(GRC_MODE);
3554 tw32(GRC_MODE, grc_mode | GRC_MODE_NVRAM_WR_ENABLE);
3555
3556 if (tg3_flag(tp, NVRAM_BUFFERED) || !tg3_flag(tp, FLASH)) {
3557 ret = tg3_nvram_write_block_buffered(tp, offset, len,
3558 buf);
3559 } else {
3560 ret = tg3_nvram_write_block_unbuffered(tp, offset, len,
3561 buf);
3562 }
3563
3564 grc_mode = tr32(GRC_MODE);
3565 tw32(GRC_MODE, grc_mode & ~GRC_MODE_NVRAM_WR_ENABLE);
3566
3567 tg3_disable_nvram_access(tp);
3568 tg3_nvram_unlock(tp);
3569 }
3570
3571 if (tg3_flag(tp, EEPROM_WRITE_PROT)) {
3572 tw32_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl);
3573 udelay(40);
3574 }
3575
3576 return ret;
3577}
3578
997b4f13
MC		 3579#define RX_CPU_SCRATCH_BASE 0x30000
3580#define RX_CPU_SCRATCH_SIZE 0x04000
3581#define TX_CPU_SCRATCH_BASE 0x34000
3582#define TX_CPU_SCRATCH_SIZE 0x04000
3583
3584/* tp->lock is held. */
837c45bb 3585static int tg3_pause_cpu(struct tg3 *tp, u32 cpu_base)
997b4f13
MC		 3586{
3587 int i;
837c45bb 3588 const int iters = 10000;
997b4f13 3589
837c45bb
NS		 3590 for (i = 0; i < iters; i++) {
3591 tw32(cpu_base + CPU_STATE, 0xffffffff);
3592 tw32(cpu_base + CPU_MODE, CPU_MODE_HALT);
3593 if (tr32(cpu_base + CPU_MODE) & CPU_MODE_HALT)
3594 break;
6d446ec3
GS		 3595 if (pci_channel_offline(tp->pdev))
3596 return -EBUSY;
837c45bb
NS		 3597 }
3598
3599 return (i == iters) ? -EBUSY : 0;
3600}
3601
3602/* tp->lock is held. */
3603static int tg3_rxcpu_pause(struct tg3 *tp)
3604{
3605 int rc = tg3_pause_cpu(tp, RX_CPU_BASE);
3606
3607 tw32(RX_CPU_BASE + CPU_STATE, 0xffffffff);
3608 tw32_f(RX_CPU_BASE + CPU_MODE, CPU_MODE_HALT);
3609 udelay(10);
3610
3611 return rc;
3612}
3613
3614/* tp->lock is held. */
3615static int tg3_txcpu_pause(struct tg3 *tp)
3616{
3617 return tg3_pause_cpu(tp, TX_CPU_BASE);
3618}
3619
3620/* tp->lock is held. */
3621static void tg3_resume_cpu(struct tg3 *tp, u32 cpu_base)
3622{
3623 tw32(cpu_base + CPU_STATE, 0xffffffff);
3624 tw32_f(cpu_base + CPU_MODE, 0x00000000);
3625}
3626
3627/* tp->lock is held. */
3628static void tg3_rxcpu_resume(struct tg3 *tp)
3629{
3630 tg3_resume_cpu(tp, RX_CPU_BASE);
3631}
3632
3633/* tp->lock is held. */
3634static int tg3_halt_cpu(struct tg3 *tp, u32 cpu_base)
3635{
3636 int rc;
3637
3638 BUG_ON(cpu_base == TX_CPU_BASE && tg3_flag(tp, 5705_PLUS));
997b4f13 3639
4153577a 3640 if (tg3_asic_rev(tp) == ASIC_REV_5906) {
997b4f13
MC		 3641 u32 val = tr32(GRC_VCPU_EXT_CTRL);
3642
3643 tw32(GRC_VCPU_EXT_CTRL, val | GRC_VCPU_EXT_CTRL_HALT_CPU);
3644 return 0;
3645 }
837c45bb
NS		 3646 if (cpu_base == RX_CPU_BASE) {
3647 rc = tg3_rxcpu_pause(tp);
997b4f13 3648 } else {
7e6c63f0
HM		 3649 /*
3650 * There is only an Rx CPU for the 5750 derivative in the
3651 * BCM4785.
3652 */
3653 if (tg3_flag(tp, IS_SSB_CORE))
3654 return 0;
3655
837c45bb 3656 rc = tg3_txcpu_pause(tp);
997b4f13
MC		 3657 }
3658
837c45bb 3659 if (rc) {
997b4f13 3660 netdev_err(tp->dev, "%s timed out, %s CPU\n",
837c45bb 3661 __func__, cpu_base == RX_CPU_BASE ? "RX" : "TX");
997b4f13
MC		 3662 return -ENODEV;
3663 }
3664
3665 /* Clear firmware's nvram arbitration. */
3666 if (tg3_flag(tp, NVRAM))
3667 tw32(NVRAM_SWARB, SWARB_REQ_CLR0);
3668 return 0;
3669}
3670
31f11a95
NS		 3671static int tg3_fw_data_len(struct tg3 *tp,
3672 const struct tg3_firmware_hdr *fw_hdr)
3673{
3674 int fw_len;
3675
3676 /* Non fragmented firmware have one firmware header followed by a
3677 * contiguous chunk of data to be written. The length field in that
3678 * header is not the length of data to be written but the complete
3679 * length of the bss. The data length is determined based on
3680 * tp->fw->size minus headers.
3681 *
3682 * Fragmented firmware have a main header followed by multiple
3683 * fragments. Each fragment is identical to non fragmented firmware
3684 * with a firmware header followed by a contiguous chunk of data. In
3685 * the main header, the length field is unused and set to 0xffffffff.
3686 * In each fragment header the length is the entire size of that
3687 * fragment i.e. fragment data + header length. Data length is
3688 * therefore length field in the header minus TG3_FW_HDR_LEN.
3689 */
3690 if (tp->fw_len == 0xffffffff)
3691 fw_len = be32_to_cpu(fw_hdr->len);
3692 else
3693 fw_len = tp->fw->size;
3694
3695 return (fw_len - TG3_FW_HDR_LEN) / sizeof(u32);
3696}
3697
997b4f13
MC		 3698/* tp->lock is held. */
3699static int tg3_load_firmware_cpu(struct tg3 *tp, u32 cpu_base,
3700 u32 cpu_scratch_base, int cpu_scratch_size,
77997ea3 3701 const struct tg3_firmware_hdr *fw_hdr)
997b4f13 3702{
c4dab506 3703 int err, i;
997b4f13 3704 void (*write_op)(struct tg3 *, u32, u32);
31f11a95 3705 int total_len = tp->fw->size;
997b4f13
MC		 3706
3707 if (cpu_base == TX_CPU_BASE && tg3_flag(tp, 5705_PLUS)) {
3708 netdev_err(tp->dev,
3709 "%s: Trying to load TX cpu firmware which is 5705\n",
3710 __func__);
3711 return -EINVAL;
3712 }
3713
c4dab506 3714 if (tg3_flag(tp, 5705_PLUS) && tg3_asic_rev(tp) != ASIC_REV_57766)
997b4f13
MC		 3715 write_op = tg3_write_mem;
3716 else
3717 write_op = tg3_write_indirect_reg32;
3718
c4dab506
NS		 3719 if (tg3_asic_rev(tp) != ASIC_REV_57766) {
3720 /* It is possible that bootcode is still loading at this point.
3721 * Get the nvram lock first before halting the cpu.
3722 */
3723 int lock_err = tg3_nvram_lock(tp);
3724 err = tg3_halt_cpu(tp, cpu_base);
3725 if (!lock_err)
3726 tg3_nvram_unlock(tp);
3727 if (err)
3728 goto out;
997b4f13 3729
c4dab506
NS		 3730 for (i = 0; i < cpu_scratch_size; i += sizeof(u32))
3731 write_op(tp, cpu_scratch_base + i, 0);
3732 tw32(cpu_base + CPU_STATE, 0xffffffff);
3733 tw32(cpu_base + CPU_MODE,
3734 tr32(cpu_base + CPU_MODE) | CPU_MODE_HALT);
3735 } else {
3736 /* Subtract additional main header for fragmented firmware and
3737 * advance to the first fragment
3738 */
3739 total_len -= TG3_FW_HDR_LEN;
3740 fw_hdr++;
3741 }
77997ea3 3742
31f11a95
NS		 3743 do {
3744 u32 *fw_data = (u32 *)(fw_hdr + 1);
3745 for (i = 0; i < tg3_fw_data_len(tp, fw_hdr); i++)
3746 write_op(tp, cpu_scratch_base +
3747 (be32_to_cpu(fw_hdr->base_addr) & 0xffff) +
3748 (i * sizeof(u32)),
3749 be32_to_cpu(fw_data[i]));
3750
3751 total_len -= be32_to_cpu(fw_hdr->len);
3752
3753 /* Advance to next fragment */
3754 fw_hdr = (struct tg3_firmware_hdr *)
3755 ((void *)fw_hdr + be32_to_cpu(fw_hdr->len));
3756 } while (total_len > 0);
997b4f13
MC		 3757
3758 err = 0;
3759
3760out:
3761 return err;
3762}
3763
f4bffb28
NS		 3764/* tp->lock is held. */
3765static int tg3_pause_cpu_and_set_pc(struct tg3 *tp, u32 cpu_base, u32 pc)
3766{
3767 int i;
3768 const int iters = 5;
3769
3770 tw32(cpu_base + CPU_STATE, 0xffffffff);
3771 tw32_f(cpu_base + CPU_PC, pc);
3772
3773 for (i = 0; i < iters; i++) {
3774 if (tr32(cpu_base + CPU_PC) == pc)
3775 break;
3776 tw32(cpu_base + CPU_STATE, 0xffffffff);
3777 tw32(cpu_base + CPU_MODE, CPU_MODE_HALT);
3778 tw32_f(cpu_base + CPU_PC, pc);
3779 udelay(1000);
3780 }
3781
3782 return (i == iters) ? -EBUSY : 0;
3783}
3784
997b4f13
MC		 3785/* tp->lock is held. */
3786static int tg3_load_5701_a0_firmware_fix(struct tg3 *tp)
3787{
77997ea3 3788 const struct tg3_firmware_hdr *fw_hdr;
f4bffb28 3789 int err;
997b4f13 3790
77997ea3 3791 fw_hdr = (struct tg3_firmware_hdr *)tp->fw->data;
997b4f13
MC		 3792
3793 /* Firmware blob starts with version numbers, followed by
3794 start address and length. We are setting complete length.
3795 length = end_address_of_bss - start_address_of_text.
3796 Remainder is the blob to be loaded contiguously
3797 from start address. */
3798
997b4f13
MC		 3799 err = tg3_load_firmware_cpu(tp, RX_CPU_BASE,
3800 RX_CPU_SCRATCH_BASE, RX_CPU_SCRATCH_SIZE,
77997ea3 3801 fw_hdr);
997b4f13
MC		 3802 if (err)
3803 return err;
3804
3805 err = tg3_load_firmware_cpu(tp, TX_CPU_BASE,
3806 TX_CPU_SCRATCH_BASE, TX_CPU_SCRATCH_SIZE,
77997ea3 3807 fw_hdr);
997b4f13
MC		 3808 if (err)
3809 return err;
3810
3811 /* Now startup only the RX cpu. */
77997ea3
NS		 3812 err = tg3_pause_cpu_and_set_pc(tp, RX_CPU_BASE,
3813 be32_to_cpu(fw_hdr->base_addr));
f4bffb28 3814 if (err) {
997b4f13
MC		 3815 netdev_err(tp->dev, "%s fails to set RX CPU PC, is %08x "
3816 "should be %08x\n", __func__,
77997ea3
NS		 3817 tr32(RX_CPU_BASE + CPU_PC),
3818 be32_to_cpu(fw_hdr->base_addr));
997b4f13
MC		 3819 return -ENODEV;
3820 }
837c45bb
NS		 3821
3822 tg3_rxcpu_resume(tp);
997b4f13
MC		 3823
3824 return 0;
3825}
3826
c4dab506
NS		 3827static int tg3_validate_rxcpu_state(struct tg3 *tp)
3828{
3829 const int iters = 1000;
3830 int i;
3831 u32 val;
3832
3833 /* Wait for boot code to complete initialization and enter service
3834 * loop. It is then safe to download service patches
3835 */
3836 for (i = 0; i < iters; i++) {
3837 if (tr32(RX_CPU_HWBKPT) == TG3_SBROM_IN_SERVICE_LOOP)
3838 break;
3839
3840 udelay(10);
3841 }
3842
3843 if (i == iters) {
3844 netdev_err(tp->dev, "Boot code not ready for service patches\n");
3845 return -EBUSY;
3846 }
3847
3848 val = tg3_read_indirect_reg32(tp, TG3_57766_FW_HANDSHAKE);
3849 if (val & 0xff) {
3850 netdev_warn(tp->dev,
3851 "Other patches exist. Not downloading EEE patch\n");
3852 return -EEXIST;
3853 }
3854
3855 return 0;
3856}
3857
3858/* tp->lock is held. */
3859static void tg3_load_57766_firmware(struct tg3 *tp)
3860{
3861 struct tg3_firmware_hdr *fw_hdr;
3862
3863 if (!tg3_flag(tp, NO_NVRAM))
3864 return;
3865
3866 if (tg3_validate_rxcpu_state(tp))
3867 return;
3868
3869 if (!tp->fw)
3870 return;
3871
3872 /* This firmware blob has a different format than older firmware
3873 * releases as given below. The main difference is we have fragmented
3874 * data to be written to non-contiguous locations.
3875 *
3876 * In the beginning we have a firmware header identical to other
3877 * firmware which consists of version, base addr and length. The length
3878 * here is unused and set to 0xffffffff.
3879 *
3880 * This is followed by a series of firmware fragments which are
3881 * individually identical to previous firmware. i.e. they have the
3882 * firmware header and followed by data for that fragment. The version
3883 * field of the individual fragment header is unused.
3884 */
3885
3886 fw_hdr = (struct tg3_firmware_hdr *)tp->fw->data;
3887 if (be32_to_cpu(fw_hdr->base_addr) != TG3_57766_FW_BASE_ADDR)
3888 return;
3889
3890 if (tg3_rxcpu_pause(tp))
3891 return;
3892
3893 /* tg3_load_firmware_cpu() will always succeed for the 57766 */
3894 tg3_load_firmware_cpu(tp, 0, TG3_57766_FW_BASE_ADDR, 0, fw_hdr);
3895
3896 tg3_rxcpu_resume(tp);
3897}
3898
997b4f13
MC		 3899/* tp->lock is held. */
3900static int tg3_load_tso_firmware(struct tg3 *tp)
3901{
77997ea3 3902 const struct tg3_firmware_hdr *fw_hdr;
997b4f13 3903 unsigned long cpu_base, cpu_scratch_base, cpu_scratch_size;
f4bffb28 3904 int err;
997b4f13 3905
1caf13eb 3906 if (!tg3_flag(tp, FW_TSO))
997b4f13
MC		 3907 return 0;
3908
77997ea3 3909 fw_hdr = (struct tg3_firmware_hdr *)tp->fw->data;
997b4f13
MC		 3910
3911 /* Firmware blob starts with version numbers, followed by
3912 start address and length. We are setting complete length.
3913 length = end_address_of_bss - start_address_of_text.
3914 Remainder is the blob to be loaded contiguously
3915 from start address. */
3916
997b4f13 3917 cpu_scratch_size = tp->fw_len;
997b4f13 3918
4153577a 3919 if (tg3_asic_rev(tp) == ASIC_REV_5705) {
997b4f13
MC		 3920 cpu_base = RX_CPU_BASE;
3921 cpu_scratch_base = NIC_SRAM_MBUF_POOL_BASE5705;
3922 } else {
3923 cpu_base = TX_CPU_BASE;
3924 cpu_scratch_base = TX_CPU_SCRATCH_BASE;
3925 cpu_scratch_size = TX_CPU_SCRATCH_SIZE;
3926 }
3927
3928 err = tg3_load_firmware_cpu(tp, cpu_base,
3929 cpu_scratch_base, cpu_scratch_size,
77997ea3 3930 fw_hdr);
997b4f13
MC		 3931 if (err)
3932 return err;
3933
3934 /* Now startup the cpu. */
77997ea3
NS		 3935 err = tg3_pause_cpu_and_set_pc(tp, cpu_base,
3936 be32_to_cpu(fw_hdr->base_addr));
f4bffb28 3937 if (err) {
997b4f13
MC		 3938 netdev_err(tp->dev,
3939 "%s fails to set CPU PC, is %08x should be %08x\n",
77997ea3
NS		 3940 __func__, tr32(cpu_base + CPU_PC),
3941 be32_to_cpu(fw_hdr->base_addr));
997b4f13
MC		 3942 return -ENODEV;
3943 }
837c45bb
NS		 3944
3945 tg3_resume_cpu(tp, cpu_base);
997b4f13
MC		 3946 return 0;
3947}
3948
f022ae62
MC		 3949/* tp->lock is held. */
3950static void __tg3_set_one_mac_addr(struct tg3 *tp, u8 *mac_addr, int index)
3951{
3952 u32 addr_high, addr_low;
3953
3954 addr_high = ((mac_addr[0] << 8) | mac_addr[1]);
3955 addr_low = ((mac_addr[2] << 24) | (mac_addr[3] << 16) |
3956 (mac_addr[4] << 8) | mac_addr[5]);
3957
3958 if (index < 4) {
3959 tw32(MAC_ADDR_0_HIGH + (index * 8), addr_high);
3960 tw32(MAC_ADDR_0_LOW + (index * 8), addr_low);
3961 } else {
3962 index -= 4;
3963 tw32(MAC_EXTADDR_0_HIGH + (index * 8), addr_high);
3964 tw32(MAC_EXTADDR_0_LOW + (index * 8), addr_low);
3965 }
3966}
997b4f13 3967
3f007891 3968/* tp->lock is held. */
953c96e0 3969static void __tg3_set_mac_addr(struct tg3 *tp, bool skip_mac_1)
3f007891 3970{
f022ae62 3971 u32 addr_high;
3f007891
MC		 3972 int i;
3973
3f007891
MC		 3974 for (i = 0; i < 4; i++) {
3975 if (i == 1 && skip_mac_1)
3976 continue;
f022ae62 3977 __tg3_set_one_mac_addr(tp, tp->dev->dev_addr, i);
3f007891
MC		 3978 }
3979
4153577a
JP		 3980 if (tg3_asic_rev(tp) == ASIC_REV_5703 ||
3981 tg3_asic_rev(tp) == ASIC_REV_5704) {
f022ae62
MC		 3982 for (i = 4; i < 16; i++)
3983 __tg3_set_one_mac_addr(tp, tp->dev->dev_addr, i);
3f007891
MC		 3984 }
3985
3986 addr_high = (tp->dev->dev_addr[0] +
3987 tp->dev->dev_addr[1] +
3988 tp->dev->dev_addr[2] +
3989 tp->dev->dev_addr[3] +
3990 tp->dev->dev_addr[4] +
3991 tp->dev->dev_addr[5]) &
3992 TX_BACKOFF_SEED_MASK;
3993 tw32(MAC_TX_BACKOFF_SEED, addr_high);
3994}
3995
c866b7ea 3996static void tg3_enable_register_access(struct tg3 *tp)
1da177e4 3997{
c866b7ea
RW		 3998 /*
3999 * Make sure register accesses (indirect or otherwise) will function
4000 * correctly.
1da177e4
LT		 4001 */
4002 pci_write_config_dword(tp->pdev,
c866b7ea
RW		 4003 TG3PCI_MISC_HOST_CTRL, tp->misc_host_ctrl);
4004}
1da177e4 4005
c866b7ea
RW		 4006static int tg3_power_up(struct tg3 *tp)
4007{
bed9829f 4008 int err;
8c6bda1a 4009
bed9829f 4010 tg3_enable_register_access(tp);
1da177e4 4011
bed9829f
MC		 4012 err = pci_set_power_state(tp->pdev, PCI_D0);
4013 if (!err) {
4014 /* Switch out of Vaux if it is a NIC */
4015 tg3_pwrsrc_switch_to_vmain(tp);
4016 } else {
4017 netdev_err(tp->dev, "Transition to D0 failed\n");
4018 }
1da177e4 4019
bed9829f 4020 return err;
c866b7ea 4021}
1da177e4 4022
953c96e0 4023static int tg3_setup_phy(struct tg3 *, bool);
4b409522 4024
c866b7ea
RW		 4025static int tg3_power_down_prepare(struct tg3 *tp)
4026{
4027 u32 misc_host_ctrl;
4028 bool device_should_wake, do_low_power;
4029
4030 tg3_enable_register_access(tp);
5e7dfd0f
MC		 4031
4032 /* Restore the CLKREQ setting. */
0f49bfbd
JL		 4033 if (tg3_flag(tp, CLKREQ_BUG))
4034 pcie_capability_set_word(tp->pdev, PCI_EXP_LNKCTL,
4035 PCI_EXP_LNKCTL_CLKREQ_EN);
5e7dfd0f 4036
1da177e4
LT		 4037 misc_host_ctrl = tr32(TG3PCI_MISC_HOST_CTRL);
4038 tw32(TG3PCI_MISC_HOST_CTRL,
4039 misc_host_ctrl | MISC_HOST_CTRL_MASK_PCI_INT);
4040
c866b7ea 4041 device_should_wake = device_may_wakeup(&tp->pdev->dev) &&
63c3a66f 4042 tg3_flag(tp, WOL_ENABLE);
05ac4cb7 4043
63c3a66f 4044 if (tg3_flag(tp, USE_PHYLIB)) {
0a459aac 4045 do_low_power = false;
f07e9af3 4046 if ((tp->phy_flags & TG3_PHYFLG_IS_CONNECTED) &&
80096068 4047 !(tp->phy_flags & TG3_PHYFLG_IS_LOW_POWER)) {
b02fd9e3 4048 struct phy_device *phydev;
0a459aac 4049 u32 phyid, advertising;
b02fd9e3 4050
ead2402c 4051 phydev = tp->mdio_bus->phy_map[tp->phy_addr];
b02fd9e3 4052
80096068 4053 tp->phy_flags |= TG3_PHYFLG_IS_LOW_POWER;
b02fd9e3 4054
c6700ce2
MC		 4055 tp->link_config.speed = phydev->speed;
4056 tp->link_config.duplex = phydev->duplex;
4057 tp->link_config.autoneg = phydev->autoneg;
4058 tp->link_config.advertising = phydev->advertising;
b02fd9e3
MC		 4059
4060 advertising = ADVERTISED_TP |
4061 ADVERTISED_Pause |
4062 ADVERTISED_Autoneg |
4063 ADVERTISED_10baseT_Half;
4064
63c3a66f
JP		 4065 if (tg3_flag(tp, ENABLE_ASF) || device_should_wake) {
4066 if (tg3_flag(tp, WOL_SPEED_100MB))
b02fd9e3
MC		 4067 advertising |=
4068 ADVERTISED_100baseT_Half |
4069 ADVERTISED_100baseT_Full |
4070 ADVERTISED_10baseT_Full;
4071 else
4072 advertising |= ADVERTISED_10baseT_Full;
4073 }
4074
4075 phydev->advertising = advertising;
4076
4077 phy_start_aneg(phydev);
0a459aac
MC		 4078
4079 phyid = phydev->drv->phy_id & phydev->drv->phy_id_mask;
6a443a0f
MC		 4080 if (phyid != PHY_ID_BCMAC131) {
4081 phyid &= PHY_BCM_OUI_MASK;
4082 if (phyid == PHY_BCM_OUI_1 ||
4083 phyid == PHY_BCM_OUI_2 ||
4084 phyid == PHY_BCM_OUI_3)
0a459aac
MC		 4085 do_low_power = true;
4086 }
b02fd9e3 4087 }
dd477003 4088 } else {
2023276e 4089 do_low_power = true;
0a459aac 4090
c6700ce2 4091 if (!(tp->phy_flags & TG3_PHYFLG_IS_LOW_POWER))
80096068 4092 tp->phy_flags |= TG3_PHYFLG_IS_LOW_POWER;
1da177e4 4093
2855b9fe 4094 if (!(tp->phy_flags & TG3_PHYFLG_ANY_SERDES))
953c96e0 4095 tg3_setup_phy(tp, false);
1da177e4
LT		 4096 }
4097
4153577a 4098 if (tg3_asic_rev(tp) == ASIC_REV_5906) {
b5d3772c
MC		 4099 u32 val;
4100
4101 val = tr32(GRC_VCPU_EXT_CTRL);
4102 tw32(GRC_VCPU_EXT_CTRL, val | GRC_VCPU_EXT_CTRL_DISABLE_WOL);
63c3a66f 4103 } else if (!tg3_flag(tp, ENABLE_ASF)) {
6921d201
MC		 4104 int i;
4105 u32 val;
4106
4107 for (i = 0; i < 200; i++) {
4108 tg3_read_mem(tp, NIC_SRAM_FW_ASF_STATUS_MBOX, &val);
4109 if (val == ~NIC_SRAM_FIRMWARE_MBOX_MAGIC1)
4110 break;
4111 msleep(1);
4112 }
4113 }
63c3a66f 4114 if (tg3_flag(tp, WOL_CAP))
a85feb8c
GZ		 4115 tg3_write_mem(tp, NIC_SRAM_WOL_MBOX, WOL_SIGNATURE |
4116 WOL_DRV_STATE_SHUTDOWN |
4117 WOL_DRV_WOL |
4118 WOL_SET_MAGIC_PKT);
6921d201 4119
05ac4cb7 4120 if (device_should_wake) {
1da177e4
LT		 4121 u32 mac_mode;
4122
f07e9af3 4123 if (!(tp->phy_flags & TG3_PHYFLG_PHY_SERDES)) {
b4bd2929
MC		 4124 if (do_low_power &&
4125 !(tp->phy_flags & TG3_PHYFLG_IS_FET)) {
4126 tg3_phy_auxctl_write(tp,
4127 MII_TG3_AUXCTL_SHDWSEL_PWRCTL,
4128 MII_TG3_AUXCTL_PCTL_WOL_EN |
4129 MII_TG3_AUXCTL_PCTL_100TX_LPWR |
4130 MII_TG3_AUXCTL_PCTL_CL_AB_TXDAC);
dd477003
MC		 4131 udelay(40);
4132 }
1da177e4 4133
f07e9af3 4134 if (tp->phy_flags & TG3_PHYFLG_MII_SERDES)
3f7045c1 4135 mac_mode = MAC_MODE_PORT_MODE_GMII;
942d1af0
NS		 4136 else if (tp->phy_flags &
4137 TG3_PHYFLG_KEEP_LINK_ON_PWRDN) {
4138 if (tp->link_config.active_speed == SPEED_1000)
4139 mac_mode = MAC_MODE_PORT_MODE_GMII;
4140 else
4141 mac_mode = MAC_MODE_PORT_MODE_MII;
4142 } else
3f7045c1 4143 mac_mode = MAC_MODE_PORT_MODE_MII;
1da177e4 4144
e8f3f6ca 4145 mac_mode |= tp->mac_mode & MAC_MODE_LINK_POLARITY;
4153577a 4146 if (tg3_asic_rev(tp) == ASIC_REV_5700) {
63c3a66f 4147 u32 speed = tg3_flag(tp, WOL_SPEED_100MB) ?
e8f3f6ca
MC		 4148 SPEED_100 : SPEED_10;
4149 if (tg3_5700_link_polarity(tp, speed))
4150 mac_mode |= MAC_MODE_LINK_POLARITY;
4151 else
4152 mac_mode &= ~MAC_MODE_LINK_POLARITY;
4153 }
1da177e4
LT		 4154 } else {
4155 mac_mode = MAC_MODE_PORT_MODE_TBI;
4156 }
4157
63c3a66f 4158 if (!tg3_flag(tp, 5750_PLUS))
1da177e4
LT		 4159 tw32(MAC_LED_CTRL, tp->led_ctrl);
4160
05ac4cb7 4161 mac_mode |= MAC_MODE_MAGIC_PKT_ENABLE;
63c3a66f
JP		 4162 if ((tg3_flag(tp, 5705_PLUS) && !tg3_flag(tp, 5780_CLASS)) &&
4163 (tg3_flag(tp, ENABLE_ASF) || tg3_flag(tp, ENABLE_APE)))
05ac4cb7 4164 mac_mode |= MAC_MODE_KEEP_FRAME_IN_WOL;
1da177e4 4165
63c3a66f 4166 if (tg3_flag(tp, ENABLE_APE))
d2394e6b
MC		 4167 mac_mode |= MAC_MODE_APE_TX_EN |
4168 MAC_MODE_APE_RX_EN |
4169 MAC_MODE_TDE_ENABLE;
3bda1258 4170
1da177e4
LT		 4171 tw32_f(MAC_MODE, mac_mode);
4172 udelay(100);
4173
4174 tw32_f(MAC_RX_MODE, RX_MODE_ENABLE);
4175 udelay(10);
4176 }
4177
63c3a66f 4178 if (!tg3_flag(tp, WOL_SPEED_100MB) &&
4153577a
JP		 4179 (tg3_asic_rev(tp) == ASIC_REV_5700 ||
4180 tg3_asic_rev(tp) == ASIC_REV_5701)) {
1da177e4
LT		 4181 u32 base_val;
4182
4183 base_val = tp->pci_clock_ctrl;
4184 base_val |= (CLOCK_CTRL_RXCLK_DISABLE |
4185 CLOCK_CTRL_TXCLK_DISABLE);
4186
b401e9e2
MC		 4187 tw32_wait_f(TG3PCI_CLOCK_CTRL, base_val | CLOCK_CTRL_ALTCLK |
4188 CLOCK_CTRL_PWRDOWN_PLL133, 40);
63c3a66f
JP		 4189 } else if (tg3_flag(tp, 5780_CLASS) ||
4190 tg3_flag(tp, CPMU_PRESENT) ||
4153577a 4191 tg3_asic_rev(tp) == ASIC_REV_5906) {
4cf78e4f 4192 /* do nothing */
63c3a66f 4193 } else if (!(tg3_flag(tp, 5750_PLUS) && tg3_flag(tp, ENABLE_ASF))) {
1da177e4
LT		 4194 u32 newbits1, newbits2;
4195
4153577a
JP		 4196 if (tg3_asic_rev(tp) == ASIC_REV_5700 ||
4197 tg3_asic_rev(tp) == ASIC_REV_5701) {
1da177e4
LT		 4198 newbits1 = (CLOCK_CTRL_RXCLK_DISABLE |
4199 CLOCK_CTRL_TXCLK_DISABLE |
4200 CLOCK_CTRL_ALTCLK);
4201 newbits2 = newbits1 | CLOCK_CTRL_44MHZ_CORE;
63c3a66f 4202 } else if (tg3_flag(tp, 5705_PLUS)) {
1da177e4
LT		 4203 newbits1 = CLOCK_CTRL_625_CORE;
4204 newbits2 = newbits1 | CLOCK_CTRL_ALTCLK;
4205 } else {
4206 newbits1 = CLOCK_CTRL_ALTCLK;
4207 newbits2 = newbits1 | CLOCK_CTRL_44MHZ_CORE;
4208 }
4209
b401e9e2
MC		 4210 tw32_wait_f(TG3PCI_CLOCK_CTRL, tp->pci_clock_ctrl | newbits1,
4211 40);
1da177e4 4212
b401e9e2
MC		 4213 tw32_wait_f(TG3PCI_CLOCK_CTRL, tp->pci_clock_ctrl | newbits2,
4214 40);
1da177e4 4215
63c3a66f 4216 if (!tg3_flag(tp, 5705_PLUS)) {
1da177e4
LT		 4217 u32 newbits3;
4218
4153577a
JP		 4219 if (tg3_asic_rev(tp) == ASIC_REV_5700 ||
4220 tg3_asic_rev(tp) == ASIC_REV_5701) {
1da177e4
LT		 4221 newbits3 = (CLOCK_CTRL_RXCLK_DISABLE |
4222 CLOCK_CTRL_TXCLK_DISABLE |
4223 CLOCK_CTRL_44MHZ_CORE);
4224 } else {
4225 newbits3 = CLOCK_CTRL_44MHZ_CORE;
4226 }
4227
b401e9e2
MC		 4228 tw32_wait_f(TG3PCI_CLOCK_CTRL,
4229 tp->pci_clock_ctrl | newbits3, 40);
1da177e4
LT		 4230 }
4231 }
4232
63c3a66f 4233 if (!(device_should_wake) && !tg3_flag(tp, ENABLE_ASF))
0a459aac 4234 tg3_power_down_phy(tp, do_low_power);
6921d201 4235
cd0d7228 4236 tg3_frob_aux_power(tp, true);
1da177e4
LT		 4237
4238 /* Workaround for unstable PLL clock */
7e6c63f0 4239 if ((!tg3_flag(tp, IS_SSB_CORE)) &&
4153577a
JP		 4240 ((tg3_chip_rev(tp) == CHIPREV_5750_AX) ||
4241 (tg3_chip_rev(tp) == CHIPREV_5750_BX))) {
1da177e4
LT		 4242 u32 val = tr32(0x7d00);
4243
4244 val &= ~((1 << 16) | (1 << 4) | (1 << 2) | (1 << 1) | 1);
4245 tw32(0x7d00, val);
63c3a66f 4246 if (!tg3_flag(tp, ENABLE_ASF)) {
ec41c7df
MC		 4247 int err;
4248
4249 err = tg3_nvram_lock(tp);
1da177e4 4250 tg3_halt_cpu(tp, RX_CPU_BASE);
ec41c7df
MC		 4251 if (!err)
4252 tg3_nvram_unlock(tp);
6921d201 4253 }
1da177e4
LT		 4254 }
4255
bbadf503
MC		 4256 tg3_write_sig_post_reset(tp, RESET_KIND_SHUTDOWN);
4257
2e460fc0
NS		 4258 tg3_ape_driver_state_change(tp, RESET_KIND_SHUTDOWN);
4259
c866b7ea
RW		 4260 return 0;
4261}
12dac075 4262
c866b7ea
RW		 4263static void tg3_power_down(struct tg3 *tp)
4264{
63c3a66f 4265 pci_wake_from_d3(tp->pdev, tg3_flag(tp, WOL_ENABLE));
c866b7ea 4266 pci_set_power_state(tp->pdev, PCI_D3hot);
1da177e4
LT		 4267}
4268
1da177e4
LT		 4269static void tg3_aux_stat_to_speed_duplex(struct tg3 *tp, u32 val, u16 *speed, u8 *duplex)
4270{
4271 switch (val & MII_TG3_AUX_STAT_SPDMASK) {
4272 case MII_TG3_AUX_STAT_10HALF:
4273 *speed = SPEED_10;
4274 *duplex = DUPLEX_HALF;
4275 break;
4276
4277 case MII_TG3_AUX_STAT_10FULL:
4278 *speed = SPEED_10;
4279 *duplex = DUPLEX_FULL;
4280 break;
4281
4282 case MII_TG3_AUX_STAT_100HALF:
4283 *speed = SPEED_100;
4284 *duplex = DUPLEX_HALF;
4285 break;
4286
4287 case MII_TG3_AUX_STAT_100FULL:
4288 *speed = SPEED_100;
4289 *duplex = DUPLEX_FULL;
4290 break;
4291
4292 case MII_TG3_AUX_STAT_1000HALF:
4293 *speed = SPEED_1000;
4294 *duplex = DUPLEX_HALF;
4295 break;
4296
4297 case MII_TG3_AUX_STAT_1000FULL:
4298 *speed = SPEED_1000;
4299 *duplex = DUPLEX_FULL;
4300 break;
4301
4302 default:
f07e9af3 4303 if (tp->phy_flags & TG3_PHYFLG_IS_FET) {
715116a1
MC		 4304 *speed = (val & MII_TG3_AUX_STAT_100) ? SPEED_100 :
4305 SPEED_10;
4306 *duplex = (val & MII_TG3_AUX_STAT_FULL) ? DUPLEX_FULL :
4307 DUPLEX_HALF;
4308 break;
4309 }
e740522e
MC		 4310 *speed = SPEED_UNKNOWN;
4311 *duplex = DUPLEX_UNKNOWN;
1da177e4 4312 break;
855e1111 4313 }
1da177e4
LT		 4314}
4315
42b64a45 4316static int tg3_phy_autoneg_cfg(struct tg3 *tp, u32 advertise, u32 flowctrl)
1da177e4 4317{
42b64a45
MC		 4318 int err = 0;
4319 u32 val, new_adv;
1da177e4 4320
42b64a45 4321 new_adv = ADVERTISE_CSMA;
202ff1c2 4322 new_adv |= ethtool_adv_to_mii_adv_t(advertise) & ADVERTISE_ALL;
f88788f0 4323 new_adv |= mii_advertise_flowctrl(flowctrl);
1da177e4 4324
42b64a45
MC		 4325 err = tg3_writephy(tp, MII_ADVERTISE, new_adv);
4326 if (err)
4327 goto done;
ba4d07a8 4328
4f272096
MC		 4329 if (!(tp->phy_flags & TG3_PHYFLG_10_100_ONLY)) {
4330 new_adv = ethtool_adv_to_mii_ctrl1000_t(advertise);
ba4d07a8 4331
4153577a
JP		 4332 if (tg3_chip_rev_id(tp) == CHIPREV_ID_5701_A0 ||
4333 tg3_chip_rev_id(tp) == CHIPREV_ID_5701_B0)
4f272096 4334 new_adv |= CTL1000_AS_MASTER | CTL1000_ENABLE_MASTER;
ba4d07a8 4335
4f272096
MC		 4336 err = tg3_writephy(tp, MII_CTRL1000, new_adv);
4337 if (err)
4338 goto done;
4339 }
1da177e4 4340
42b64a45
MC		 4341 if (!(tp->phy_flags & TG3_PHYFLG_EEE_CAP))
4342 goto done;
52b02d04 4343
42b64a45
MC		 4344 tw32(TG3_CPMU_EEE_MODE,
4345 tr32(TG3_CPMU_EEE_MODE) & ~TG3_CPMU_EEEMD_LPI_ENABLE);
52b02d04 4346
daf3ec68 4347 err = tg3_phy_toggle_auxctl_smdsp(tp, true);
42b64a45
MC		 4348 if (!err) {
4349 u32 err2;
52b02d04 4350
b715ce94
MC		 4351 val = 0;
4352 /* Advertise 100-BaseTX EEE ability */
4353 if (advertise & ADVERTISED_100baseT_Full)
4354 val |= MDIO_AN_EEE_ADV_100TX;
4355 /* Advertise 1000-BaseT EEE ability */
4356 if (advertise & ADVERTISED_1000baseT_Full)
4357 val |= MDIO_AN_EEE_ADV_1000T;
9e2ecbeb
NS		 4358
4359 if (!tp->eee.eee_enabled) {
4360 val = 0;
4361 tp->eee.advertised = 0;
4362 } else {
4363 tp->eee.advertised = advertise &
4364 (ADVERTISED_100baseT_Full |
4365 ADVERTISED_1000baseT_Full);
4366 }
4367
b715ce94
MC		 4368 err = tg3_phy_cl45_write(tp, MDIO_MMD_AN, MDIO_AN_EEE_ADV, val);
4369 if (err)
4370 val = 0;
4371
4153577a 4372 switch (tg3_asic_rev(tp)) {
21a00ab2
MC		 4373 case ASIC_REV_5717:
4374 case ASIC_REV_57765:
55086ad9 4375 case ASIC_REV_57766:
21a00ab2 4376 case ASIC_REV_5719:
b715ce94
MC		 4377 /* If we advertised any eee advertisements above... */
4378 if (val)
4379 val = MII_TG3_DSP_TAP26_ALNOKO |
4380 MII_TG3_DSP_TAP26_RMRXSTO |
4381 MII_TG3_DSP_TAP26_OPCSINPT;
21a00ab2 4382 tg3_phydsp_write(tp, MII_TG3_DSP_TAP26, val);
be671947
MC		 4383 /* Fall through */
4384 case ASIC_REV_5720:
c65a17f4 4385 case ASIC_REV_5762:
be671947
MC		 4386 if (!tg3_phydsp_read(tp, MII_TG3_DSP_CH34TP2, &val))
4387 tg3_phydsp_write(tp, MII_TG3_DSP_CH34TP2, val |
4388 MII_TG3_DSP_CH34TP2_HIBW01);
21a00ab2 4389 }
52b02d04 4390
daf3ec68 4391 err2 = tg3_phy_toggle_auxctl_smdsp(tp, false);
42b64a45
MC		 4392 if (!err)
4393 err = err2;
4394 }
4395
4396done:
4397 return err;
4398}
4399
4400static void tg3_phy_copper_begin(struct tg3 *tp)
4401{
d13ba512
MC		 4402 if (tp->link_config.autoneg == AUTONEG_ENABLE ||
4403 (tp->phy_flags & TG3_PHYFLG_IS_LOW_POWER)) {
4404 u32 adv, fc;
4405
942d1af0
NS		 4406 if ((tp->phy_flags & TG3_PHYFLG_IS_LOW_POWER) &&
4407 !(tp->phy_flags & TG3_PHYFLG_KEEP_LINK_ON_PWRDN)) {
d13ba512
MC		 4408 adv = ADVERTISED_10baseT_Half |
4409 ADVERTISED_10baseT_Full;
4410 if (tg3_flag(tp, WOL_SPEED_100MB))
4411 adv |= ADVERTISED_100baseT_Half |
4412 ADVERTISED_100baseT_Full;
7c786065
NS		 4413 if (tp->phy_flags & TG3_PHYFLG_1G_ON_VAUX_OK) {
4414 if (!(tp->phy_flags &
4415 TG3_PHYFLG_DISABLE_1G_HD_ADV))
4416 adv |= ADVERTISED_1000baseT_Half;
4417 adv |= ADVERTISED_1000baseT_Full;
4418 }
d13ba512
MC		 4419
4420 fc = FLOW_CTRL_TX | FLOW_CTRL_RX;
42b64a45 4421 } else {
d13ba512
MC		 4422 adv = tp->link_config.advertising;
4423 if (tp->phy_flags & TG3_PHYFLG_10_100_ONLY)
4424 adv &= ~(ADVERTISED_1000baseT_Half |
4425 ADVERTISED_1000baseT_Full);
4426
4427 fc = tp->link_config.flowctrl;
52b02d04 4428 }
52b02d04 4429
d13ba512 4430 tg3_phy_autoneg_cfg(tp, adv, fc);
52b02d04 4431
942d1af0
NS		 4432 if ((tp->phy_flags & TG3_PHYFLG_IS_LOW_POWER) &&
4433 (tp->phy_flags & TG3_PHYFLG_KEEP_LINK_ON_PWRDN)) {
4434 /* Normally during power down we want to autonegotiate
4435 * the lowest possible speed for WOL. However, to avoid
4436 * link flap, we leave it untouched.
4437 */
4438 return;
4439 }
4440
d13ba512
MC		 4441 tg3_writephy(tp, MII_BMCR,
4442 BMCR_ANENABLE | BMCR_ANRESTART);
4443 } else {
4444 int i;
1da177e4
LT		 4445 u32 bmcr, orig_bmcr;
4446
4447 tp->link_config.active_speed = tp->link_config.speed;
4448 tp->link_config.active_duplex = tp->link_config.duplex;
4449
7c6cdead
NS		 4450 if (tg3_asic_rev(tp) == ASIC_REV_5714) {
4451 /* With autoneg disabled, 5715 only links up when the
4452 * advertisement register has the configured speed
4453 * enabled.
4454 */
4455 tg3_writephy(tp, MII_ADVERTISE, ADVERTISE_ALL);
4456 }
4457
1da177e4
LT		 4458 bmcr = 0;
4459 switch (tp->link_config.speed) {
4460 default:
4461 case SPEED_10:
4462 break;
4463
4464 case SPEED_100:
4465 bmcr |= BMCR_SPEED100;
4466 break;
4467
4468 case SPEED_1000:
221c5637 4469 bmcr |= BMCR_SPEED1000;
1da177e4 4470 break;
855e1111 4471 }
1da177e4
LT		 4472
4473 if (tp->link_config.duplex == DUPLEX_FULL)
4474 bmcr |= BMCR_FULLDPLX;
4475
4476 if (!tg3_readphy(tp, MII_BMCR, &orig_bmcr) &&
4477 (bmcr != orig_bmcr)) {
4478 tg3_writephy(tp, MII_BMCR, BMCR_LOOPBACK);
4479 for (i = 0; i < 1500; i++) {
4480 u32 tmp;
4481
4482 udelay(10);
4483 if (tg3_readphy(tp, MII_BMSR, &tmp) ||
4484 tg3_readphy(tp, MII_BMSR, &tmp))
4485 continue;
4486 if (!(tmp & BMSR_LSTATUS)) {
4487 udelay(40);
4488 break;
4489 }
4490 }
4491 tg3_writephy(tp, MII_BMCR, bmcr);
4492 udelay(40);
4493 }
1da177e4
LT		 4494 }
4495}
4496
fdad8de4
NS		 4497static int tg3_phy_pull_config(struct tg3 *tp)
4498{
4499 int err;
4500 u32 val;
4501
4502 err = tg3_readphy(tp, MII_BMCR, &val);
4503 if (err)
4504 goto done;
4505
4506 if (!(val & BMCR_ANENABLE)) {
4507 tp->link_config.autoneg = AUTONEG_DISABLE;
4508 tp->link_config.advertising = 0;
4509 tg3_flag_clear(tp, PAUSE_AUTONEG);
4510
4511 err = -EIO;
4512
4513 switch (val & (BMCR_SPEED1000 | BMCR_SPEED100)) {
4514 case 0:
4515 if (tp->phy_flags & TG3_PHYFLG_ANY_SERDES)
4516 goto done;
4517
4518 tp->link_config.speed = SPEED_10;
4519 break;
4520 case BMCR_SPEED100:
4521 if (tp->phy_flags & TG3_PHYFLG_ANY_SERDES)
4522 goto done;
4523
4524 tp->link_config.speed = SPEED_100;
4525 break;
4526 case BMCR_SPEED1000:
4527 if (!(tp->phy_flags & TG3_PHYFLG_10_100_ONLY)) {
4528 tp->link_config.speed = SPEED_1000;
4529 break;
4530 }
4531 /* Fall through */
4532 default:
4533 goto done;
4534 }
4535
4536 if (val & BMCR_FULLDPLX)
4537 tp->link_config.duplex = DUPLEX_FULL;
4538 else
4539 tp->link_config.duplex = DUPLEX_HALF;
4540
4541 tp->link_config.flowctrl = FLOW_CTRL_RX | FLOW_CTRL_TX;
4542
4543 err = 0;
4544 goto done;
4545 }
4546
4547 tp->link_config.autoneg = AUTONEG_ENABLE;
4548 tp->link_config.advertising = ADVERTISED_Autoneg;
4549 tg3_flag_set(tp, PAUSE_AUTONEG);
4550
4551 if (!(tp->phy_flags & TG3_PHYFLG_ANY_SERDES)) {
4552 u32 adv;
4553
4554 err = tg3_readphy(tp, MII_ADVERTISE, &val);
4555 if (err)
4556 goto done;
4557
4558 adv = mii_adv_to_ethtool_adv_t(val & ADVERTISE_ALL);
4559 tp->link_config.advertising |= adv | ADVERTISED_TP;
4560
4561 tp->link_config.flowctrl = tg3_decode_flowctrl_1000T(val);
4562 } else {
4563 tp->link_config.advertising |= ADVERTISED_FIBRE;
4564 }
4565
4566 if (!(tp->phy_flags & TG3_PHYFLG_10_100_ONLY)) {
4567 u32 adv;
4568
4569 if (!(tp->phy_flags & TG3_PHYFLG_ANY_SERDES)) {
4570 err = tg3_readphy(tp, MII_CTRL1000, &val);
4571 if (err)
4572 goto done;
4573
4574 adv = mii_ctrl1000_to_ethtool_adv_t(val);
4575 } else {
4576 err = tg3_readphy(tp, MII_ADVERTISE, &val);
4577 if (err)
4578 goto done;
4579
4580 adv = tg3_decode_flowctrl_1000X(val);
4581 tp->link_config.flowctrl = adv;
4582
4583 val &= (ADVERTISE_1000XHALF | ADVERTISE_1000XFULL);
4584 adv = mii_adv_to_ethtool_adv_x(val);
4585 }
4586
4587 tp->link_config.advertising |= adv;
4588 }
4589
4590done:
4591 return err;
4592}
4593
1da177e4
LT		 4594static int tg3_init_5401phy_dsp(struct tg3 *tp)
4595{
4596 int err;
4597
4598 /* Turn off tap power management. */
4599 /* Set Extended packet length bit */
b4bd2929 4600 err = tg3_phy_auxctl_write(tp, MII_TG3_AUXCTL_SHDWSEL_AUXCTL, 0x4c20);
1da177e4 4601
6ee7c0a0
MC		 4602 err |= tg3_phydsp_write(tp, 0x0012, 0x1804);
4603 err |= tg3_phydsp_write(tp, 0x0013, 0x1204);
4604 err |= tg3_phydsp_write(tp, 0x8006, 0x0132);
4605 err |= tg3_phydsp_write(tp, 0x8006, 0x0232);
4606 err |= tg3_phydsp_write(tp, 0x201f, 0x0a20);
1da177e4
LT		 4607
4608 udelay(40);
4609
4610 return err;
4611}
4612
ed1ff5c3
NS		 4613static bool tg3_phy_eee_config_ok(struct tg3 *tp)
4614{
5b6c273a 4615 struct ethtool_eee eee;
ed1ff5c3
NS		 4616
4617 if (!(tp->phy_flags & TG3_PHYFLG_EEE_CAP))
4618 return true;
4619
5b6c273a 4620 tg3_eee_pull_config(tp, &eee);
ed1ff5c3 4621
5b6c273a
NS		 4622 if (tp->eee.eee_enabled) {
4623 if (tp->eee.advertised != eee.advertised ||
4624 tp->eee.tx_lpi_timer != eee.tx_lpi_timer ||
4625 tp->eee.tx_lpi_enabled != eee.tx_lpi_enabled)
4626 return false;
4627 } else {
4628 /* EEE is disabled but we're advertising */
4629 if (eee.advertised)
4630 return false;
4631 }
ed1ff5c3
NS		 4632
4633 return true;
4634}
4635
e2bf73e7 4636static bool tg3_phy_copper_an_config_ok(struct tg3 *tp, u32 *lcladv)
1da177e4 4637{
e2bf73e7 4638 u32 advmsk, tgtadv, advertising;
3600d918 4639
e2bf73e7
MC		 4640 advertising = tp->link_config.advertising;
4641 tgtadv = ethtool_adv_to_mii_adv_t(advertising) & ADVERTISE_ALL;
1da177e4 4642
e2bf73e7
MC		 4643 advmsk = ADVERTISE_ALL;
4644 if (tp->link_config.active_duplex == DUPLEX_FULL) {
f88788f0 4645 tgtadv |= mii_advertise_flowctrl(tp->link_config.flowctrl);
e2bf73e7
MC		 4646 advmsk |= ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM;
4647 }
1da177e4 4648
e2bf73e7
MC		 4649 if (tg3_readphy(tp, MII_ADVERTISE, lcladv))
4650 return false;
4651
4652 if ((*lcladv & advmsk) != tgtadv)
4653 return false;
b99d2a57 4654
f07e9af3 4655 if (!(tp->phy_flags & TG3_PHYFLG_10_100_ONLY)) {
1da177e4
LT		 4656 u32 tg3_ctrl;
4657
e2bf73e7 4658 tgtadv = ethtool_adv_to_mii_ctrl1000_t(advertising);
3600d918 4659
221c5637 4660 if (tg3_readphy(tp, MII_CTRL1000, &tg3_ctrl))
e2bf73e7 4661 return false;
1da177e4 4662
3198e07f 4663 if (tgtadv &&
4153577a
JP		 4664 (tg3_chip_rev_id(tp) == CHIPREV_ID_5701_A0 ||
4665 tg3_chip_rev_id(tp) == CHIPREV_ID_5701_B0)) {
3198e07f
MC		 4666 tgtadv |= CTL1000_AS_MASTER | CTL1000_ENABLE_MASTER;
4667 tg3_ctrl &= (ADVERTISE_1000HALF | ADVERTISE_1000FULL |
4668 CTL1000_AS_MASTER | CTL1000_ENABLE_MASTER);
4669 } else {
4670 tg3_ctrl &= (ADVERTISE_1000HALF | ADVERTISE_1000FULL);
4671 }
4672
e2bf73e7
MC		 4673 if (tg3_ctrl != tgtadv)
4674 return false;
ef167e27
MC		 4675 }
4676
e2bf73e7 4677 return true;
ef167e27
MC		 4678}
4679
859edb26
MC		 4680static bool tg3_phy_copper_fetch_rmtadv(struct tg3 *tp, u32 *rmtadv)
4681{
4682 u32 lpeth = 0;
4683
4684 if (!(tp->phy_flags & TG3_PHYFLG_10_100_ONLY)) {
4685 u32 val;
4686
4687 if (tg3_readphy(tp, MII_STAT1000, &val))
4688 return false;
4689
4690 lpeth = mii_stat1000_to_ethtool_lpa_t(val);
4691 }
4692
4693 if (tg3_readphy(tp, MII_LPA, rmtadv))
4694 return false;
4695
4696 lpeth |= mii_lpa_to_ethtool_lpa_t(*rmtadv);
4697 tp->link_config.rmt_adv = lpeth;
4698
4699 return true;
4700}
4701
953c96e0 4702static bool tg3_test_and_report_link_chg(struct tg3 *tp, bool curr_link_up)
f4a46d1f
NNS		 4703{
4704 if (curr_link_up != tp->link_up) {
4705 if (curr_link_up) {
84421b99 4706 netif_carrier_on(tp->dev);
f4a46d1f 4707 } else {
84421b99 4708 netif_carrier_off(tp->dev);
f4a46d1f
NNS		 4709 if (tp->phy_flags & TG3_PHYFLG_MII_SERDES)
4710 tp->phy_flags &= ~TG3_PHYFLG_PARALLEL_DETECT;
4711 }
4712
4713 tg3_link_report(tp);
4714 return true;
4715 }
4716
4717 return false;
4718}
4719
3310e248
MC		 4720static void tg3_clear_mac_status(struct tg3 *tp)
4721{
4722 tw32(MAC_EVENT, 0);
4723
4724 tw32_f(MAC_STATUS,
4725 MAC_STATUS_SYNC_CHANGED |
4726 MAC_STATUS_CFG_CHANGED |
4727 MAC_STATUS_MI_COMPLETION |
4728 MAC_STATUS_LNKSTATE_CHANGED);
4729 udelay(40);
4730}
4731
9e2ecbeb
NS		 4732static void tg3_setup_eee(struct tg3 *tp)
4733{
4734 u32 val;
4735
4736 val = TG3_CPMU_EEE_LNKIDL_PCIE_NL0 |
4737 TG3_CPMU_EEE_LNKIDL_UART_IDL;
4738 if (tg3_chip_rev_id(tp) == CHIPREV_ID_57765_A0)
4739 val |= TG3_CPMU_EEE_LNKIDL_APE_TX_MT;
4740
4741 tw32_f(TG3_CPMU_EEE_LNKIDL_CTRL, val);
4742
4743 tw32_f(TG3_CPMU_EEE_CTRL,
4744 TG3_CPMU_EEE_CTRL_EXIT_20_1_US);
4745
4746 val = TG3_CPMU_EEEMD_ERLY_L1_XIT_DET |
4747 (tp->eee.tx_lpi_enabled ? TG3_CPMU_EEEMD_LPI_IN_TX : 0) |
4748 TG3_CPMU_EEEMD_LPI_IN_RX |
4749 TG3_CPMU_EEEMD_EEE_ENABLE;
4750
4751 if (tg3_asic_rev(tp) != ASIC_REV_5717)
4752 val |= TG3_CPMU_EEEMD_SND_IDX_DET_EN;
4753
4754 if (tg3_flag(tp, ENABLE_APE))
4755 val |= TG3_CPMU_EEEMD_APE_TX_DET_EN;
4756
4757 tw32_f(TG3_CPMU_EEE_MODE, tp->eee.eee_enabled ? val : 0);
4758
4759 tw32_f(TG3_CPMU_EEE_DBTMR1,
4760 TG3_CPMU_DBTMR1_PCIEXIT_2047US |
4761 (tp->eee.tx_lpi_timer & 0xffff));
4762
4763 tw32_f(TG3_CPMU_EEE_DBTMR2,
4764 TG3_CPMU_DBTMR2_APE_TX_2047US |
4765 TG3_CPMU_DBTMR2_TXIDXEQ_2047US);
4766}
4767
953c96e0 4768static int tg3_setup_copper_phy(struct tg3 *tp, bool force_reset)
1da177e4 4769{
953c96e0 4770 bool current_link_up;
f833c4c1 4771 u32 bmsr, val;
ef167e27 4772 u32 lcl_adv, rmt_adv;
1da177e4
LT		 4773 u16 current_speed;
4774 u8 current_duplex;
4775 int i, err;
4776
3310e248 4777 tg3_clear_mac_status(tp);
1da177e4 4778
8ef21428
MC		 4779 if ((tp->mi_mode & MAC_MI_MODE_AUTO_POLL) != 0) {
4780 tw32_f(MAC_MI_MODE,
4781 (tp->mi_mode & ~MAC_MI_MODE_AUTO_POLL));
4782 udelay(80);
4783 }
1da177e4 4784
b4bd2929 4785 tg3_phy_auxctl_write(tp, MII_TG3_AUXCTL_SHDWSEL_PWRCTL, 0);
1da177e4
LT		 4786
4787 /* Some third-party PHYs need to be reset on link going
4788 * down.
4789 */
4153577a
JP		 4790 if ((tg3_asic_rev(tp) == ASIC_REV_5703 ||
4791 tg3_asic_rev(tp) == ASIC_REV_5704 ||
4792 tg3_asic_rev(tp) == ASIC_REV_5705) &&
f4a46d1f 4793 tp->link_up) {
1da177e4
LT		 4794 tg3_readphy(tp, MII_BMSR, &bmsr);
4795 if (!tg3_readphy(tp, MII_BMSR, &bmsr) &&
4796 !(bmsr & BMSR_LSTATUS))
953c96e0 4797 force_reset = true;
1da177e4
LT		 4798 }
4799 if (force_reset)
4800 tg3_phy_reset(tp);
4801
79eb6904 4802 if ((tp->phy_id & TG3_PHY_ID_MASK) == TG3_PHY_ID_BCM5401) {
1da177e4
LT		 4803 tg3_readphy(tp, MII_BMSR, &bmsr);
4804 if (tg3_readphy(tp, MII_BMSR, &bmsr) ||
63c3a66f 4805 !tg3_flag(tp, INIT_COMPLETE))
1da177e4
LT		 4806 bmsr = 0;
4807
4808 if (!(bmsr & BMSR_LSTATUS)) {
4809 err = tg3_init_5401phy_dsp(tp);
4810 if (err)
4811 return err;
4812
4813 tg3_readphy(tp, MII_BMSR, &bmsr);
4814 for (i = 0; i < 1000; i++) {
4815 udelay(10);
4816 if (!tg3_readphy(tp, MII_BMSR, &bmsr) &&
4817 (bmsr & BMSR_LSTATUS)) {
4818 udelay(40);
4819 break;
4820 }
4821 }
4822
79eb6904
MC		 4823 if ((tp->phy_id & TG3_PHY_ID_REV_MASK) ==
4824 TG3_PHY_REV_BCM5401_B0 &&
1da177e4
LT		 4825 !(bmsr & BMSR_LSTATUS) &&
4826 tp->link_config.active_speed == SPEED_1000) {
4827 err = tg3_phy_reset(tp);
4828 if (!err)
4829 err = tg3_init_5401phy_dsp(tp);
4830 if (err)
4831 return err;
4832 }
4833 }
4153577a
JP		 4834 } else if (tg3_chip_rev_id(tp) == CHIPREV_ID_5701_A0 ||
4835 tg3_chip_rev_id(tp) == CHIPREV_ID_5701_B0) {
1da177e4
LT		 4836 /* 5701 {A0,B0} CRC bug workaround */
4837 tg3_writephy(tp, 0x15, 0x0a75);
f08aa1a8
MC		 4838 tg3_writephy(tp, MII_TG3_MISC_SHDW, 0x8c68);
4839 tg3_writephy(tp, MII_TG3_MISC_SHDW, 0x8d68);
4840 tg3_writephy(tp, MII_TG3_MISC_SHDW, 0x8c68);
1da177e4
LT		 4841 }
4842
4843 /* Clear pending interrupts... */
f833c4c1
MC		 4844 tg3_readphy(tp, MII_TG3_ISTAT, &val);
4845 tg3_readphy(tp, MII_TG3_ISTAT, &val);
1da177e4 4846
f07e9af3 4847 if (tp->phy_flags & TG3_PHYFLG_USE_MI_INTERRUPT)
1da177e4 4848 tg3_writephy(tp, MII_TG3_IMASK, ~MII_TG3_INT_LINKCHG);
f07e9af3 4849 else if (!(tp->phy_flags & TG3_PHYFLG_IS_FET))
1da177e4
LT		 4850 tg3_writephy(tp, MII_TG3_IMASK, ~0);
4851
4153577a
JP		 4852 if (tg3_asic_rev(tp) == ASIC_REV_5700 ||
4853 tg3_asic_rev(tp) == ASIC_REV_5701) {
1da177e4
LT		 4854 if (tp->led_ctrl == LED_CTRL_MODE_PHY_1)
4855 tg3_writephy(tp, MII_TG3_EXT_CTRL,
4856 MII_TG3_EXT_CTRL_LNK3_LED_MODE);
4857 else
4858 tg3_writephy(tp, MII_TG3_EXT_CTRL, 0);
4859 }
4860
953c96e0 4861 current_link_up = false;
e740522e
MC		 4862 current_speed = SPEED_UNKNOWN;
4863 current_duplex = DUPLEX_UNKNOWN;
e348c5e7 4864 tp->phy_flags &= ~TG3_PHYFLG_MDIX_STATE;
859edb26 4865 tp->link_config.rmt_adv = 0;
1da177e4 4866
f07e9af3 4867 if (tp->phy_flags & TG3_PHYFLG_CAPACITIVE_COUPLING) {
15ee95c3
MC		 4868 err = tg3_phy_auxctl_read(tp,
4869 MII_TG3_AUXCTL_SHDWSEL_MISCTEST,
4870 &val);
4871 if (!err && !(val & (1 << 10))) {
b4bd2929
MC		 4872 tg3_phy_auxctl_write(tp,
4873 MII_TG3_AUXCTL_SHDWSEL_MISCTEST,
4874 val | (1 << 10));
1da177e4
LT		 4875 goto relink;
4876 }
4877 }
4878
4879 bmsr = 0;
4880 for (i = 0; i < 100; i++) {
4881 tg3_readphy(tp, MII_BMSR, &bmsr);
4882 if (!tg3_readphy(tp, MII_BMSR, &bmsr) &&
4883 (bmsr & BMSR_LSTATUS))
4884 break;
4885 udelay(40);
4886 }
4887
4888 if (bmsr & BMSR_LSTATUS) {
4889 u32 aux_stat, bmcr;
4890
4891 tg3_readphy(tp, MII_TG3_AUX_STAT, &aux_stat);
4892 for (i = 0; i < 2000; i++) {
4893 udelay(10);
4894 if (!tg3_readphy(tp, MII_TG3_AUX_STAT, &aux_stat) &&
4895 aux_stat)
4896 break;
4897 }
4898
4899 tg3_aux_stat_to_speed_duplex(tp, aux_stat,
4900 &current_speed,
4901 &current_duplex);
4902
4903 bmcr = 0;
4904 for (i = 0; i < 200; i++) {
4905 tg3_readphy(tp, MII_BMCR, &bmcr);
4906 if (tg3_readphy(tp, MII_BMCR, &bmcr))
4907 continue;
4908 if (bmcr && bmcr != 0x7fff)
4909 break;
4910 udelay(10);
4911 }
4912
ef167e27
MC		 4913 lcl_adv = 0;
4914 rmt_adv = 0;
1da177e4 4915
ef167e27
MC		 4916 tp->link_config.active_speed = current_speed;
4917 tp->link_config.active_duplex = current_duplex;
4918
4919 if (tp->link_config.autoneg == AUTONEG_ENABLE) {
ed1ff5c3
NS		 4920 bool eee_config_ok = tg3_phy_eee_config_ok(tp);
4921
ef167e27 4922 if ((bmcr & BMCR_ANENABLE) &&
ed1ff5c3 4923 eee_config_ok &&
e2bf73e7 4924 tg3_phy_copper_an_config_ok(tp, &lcl_adv) &&
859edb26 4925 tg3_phy_copper_fetch_rmtadv(tp, &rmt_adv))
953c96e0 4926 current_link_up = true;
ed1ff5c3
NS		 4927
4928 /* EEE settings changes take effect only after a phy
4929 * reset. If we have skipped a reset due to Link Flap
4930 * Avoidance being enabled, do it now.
4931 */
4932 if (!eee_config_ok &&
4933 (tp->phy_flags & TG3_PHYFLG_KEEP_LINK_ON_PWRDN) &&
5b6c273a
NS		 4934 !force_reset) {
4935 tg3_setup_eee(tp);
ed1ff5c3 4936 tg3_phy_reset(tp);
5b6c273a 4937 }
1da177e4
LT		 4938 } else {
4939 if (!(bmcr & BMCR_ANENABLE) &&
4940 tp->link_config.speed == current_speed &&
f0fcd7a9 4941 tp->link_config.duplex == current_duplex) {
953c96e0 4942 current_link_up = true;
1da177e4
LT		 4943 }
4944 }
4945
953c96e0 4946 if (current_link_up &&
e348c5e7
MC		 4947 tp->link_config.active_duplex == DUPLEX_FULL) {
4948 u32 reg, bit;
4949
4950 if (tp->phy_flags & TG3_PHYFLG_IS_FET) {
4951 reg = MII_TG3_FET_GEN_STAT;
4952 bit = MII_TG3_FET_GEN_STAT_MDIXSTAT;
4953 } else {
4954 reg = MII_TG3_EXT_STAT;
4955 bit = MII_TG3_EXT_STAT_MDIX;
4956 }
4957
4958 if (!tg3_readphy(tp, reg, &val) && (val & bit))
4959 tp->phy_flags |= TG3_PHYFLG_MDIX_STATE;
4960
ef167e27 4961 tg3_setup_flow_control(tp, lcl_adv, rmt_adv);
e348c5e7 4962 }
1da177e4
LT		 4963 }
4964
1da177e4 4965relink:
953c96e0 4966 if (!current_link_up || (tp->phy_flags & TG3_PHYFLG_IS_LOW_POWER)) {
1da177e4
LT		 4967 tg3_phy_copper_begin(tp);
4968
7e6c63f0 4969 if (tg3_flag(tp, ROBOSWITCH)) {
953c96e0 4970 current_link_up = true;
7e6c63f0
HM		 4971 /* FIXME: when BCM5325 switch is used use 100 MBit/s */
4972 current_speed = SPEED_1000;
4973 current_duplex = DUPLEX_FULL;
4974 tp->link_config.active_speed = current_speed;
4975 tp->link_config.active_duplex = current_duplex;
4976 }
4977
f833c4c1 4978 tg3_readphy(tp, MII_BMSR, &bmsr);
06c03c02
MB		 4979 if ((!tg3_readphy(tp, MII_BMSR, &bmsr) && (bmsr & BMSR_LSTATUS)) ||
4980 (tp->mac_mode & MAC_MODE_PORT_INT_LPBACK))
953c96e0 4981 current_link_up = true;
1da177e4
LT		 4982 }
4983
4984 tp->mac_mode &= ~MAC_MODE_PORT_MODE_MASK;
953c96e0 4985 if (current_link_up) {
1da177e4
LT		 4986 if (tp->link_config.active_speed == SPEED_100 ||
4987 tp->link_config.active_speed == SPEED_10)
4988 tp->mac_mode |= MAC_MODE_PORT_MODE_MII;
4989 else
4990 tp->mac_mode |= MAC_MODE_PORT_MODE_GMII;
f07e9af3 4991 } else if (tp->phy_flags & TG3_PHYFLG_IS_FET)
7f97a4bd
MC		 4992 tp->mac_mode |= MAC_MODE_PORT_MODE_MII;
4993 else
1da177e4
LT		 4994 tp->mac_mode |= MAC_MODE_PORT_MODE_GMII;
4995
7e6c63f0
HM		 4996 /* In order for the 5750 core in BCM4785 chip to work properly
4997 * in RGMII mode, the Led Control Register must be set up.
4998 */
4999 if (tg3_flag(tp, RGMII_MODE)) {
5000 u32 led_ctrl = tr32(MAC_LED_CTRL);
5001 led_ctrl &= ~(LED_CTRL_1000MBPS_ON | LED_CTRL_100MBPS_ON);
5002
5003 if (tp->link_config.active_speed == SPEED_10)
5004 led_ctrl |= LED_CTRL_LNKLED_OVERRIDE;
5005 else if (tp->link_config.active_speed == SPEED_100)
5006 led_ctrl |= (LED_CTRL_LNKLED_OVERRIDE |
5007 LED_CTRL_100MBPS_ON);
5008 else if (tp->link_config.active_speed == SPEED_1000)
5009 led_ctrl |= (LED_CTRL_LNKLED_OVERRIDE |
5010 LED_CTRL_1000MBPS_ON);
5011
5012 tw32(MAC_LED_CTRL, led_ctrl);
5013 udelay(40);
5014 }
5015
1da177e4
LT		 5016 tp->mac_mode &= ~MAC_MODE_HALF_DUPLEX;
5017 if (tp->link_config.active_duplex == DUPLEX_HALF)
5018 tp->mac_mode |= MAC_MODE_HALF_DUPLEX;
5019
4153577a 5020 if (tg3_asic_rev(tp) == ASIC_REV_5700) {
953c96e0 5021 if (current_link_up &&
e8f3f6ca 5022 tg3_5700_link_polarity(tp, tp->link_config.active_speed))
1da177e4 5023 tp->mac_mode |= MAC_MODE_LINK_POLARITY;
e8f3f6ca
MC		 5024 else
5025 tp->mac_mode &= ~MAC_MODE_LINK_POLARITY;
1da177e4
LT		 5026 }
5027
5028 /* ??? Without this setting Netgear GA302T PHY does not
5029 * ??? send/receive packets...
5030 */
79eb6904 5031 if ((tp->phy_id & TG3_PHY_ID_MASK) == TG3_PHY_ID_BCM5411 &&
4153577a 5032 tg3_chip_rev_id(tp) == CHIPREV_ID_5700_ALTIMA) {
1da177e4
LT		 5033 tp->mi_mode |= MAC_MI_MODE_AUTO_POLL;
5034 tw32_f(MAC_MI_MODE, tp->mi_mode);
5035 udelay(80);
5036 }
5037
5038 tw32_f(MAC_MODE, tp->mac_mode);
5039 udelay(40);
5040
52b02d04
MC		 5041 tg3_phy_eee_adjust(tp, current_link_up);
5042
63c3a66f 5043 if (tg3_flag(tp, USE_LINKCHG_REG)) {
1da177e4
LT		 5044 /* Polled via timer. */
5045 tw32_f(MAC_EVENT, 0);
5046 } else {
5047 tw32_f(MAC_EVENT, MAC_EVENT_LNKSTATE_CHANGED);
5048 }
5049 udelay(40);
5050
4153577a 5051 if (tg3_asic_rev(tp) == ASIC_REV_5700 &&
953c96e0 5052 current_link_up &&
1da177e4 5053 tp->link_config.active_speed == SPEED_1000 &&
63c3a66f 5054 (tg3_flag(tp, PCIX_MODE) || tg3_flag(tp, PCI_HIGH_SPEED))) {
1da177e4
LT		 5055 udelay(120);
5056 tw32_f(MAC_STATUS,
5057 (MAC_STATUS_SYNC_CHANGED |
5058 MAC_STATUS_CFG_CHANGED));
5059 udelay(40);
5060 tg3_write_mem(tp,
5061 NIC_SRAM_FIRMWARE_MBOX,
5062 NIC_SRAM_FIRMWARE_MBOX_MAGIC2);
5063 }
5064
5e7dfd0f 5065 /* Prevent send BD corruption. */
63c3a66f 5066 if (tg3_flag(tp, CLKREQ_BUG)) {
5e7dfd0f
MC		 5067 if (tp->link_config.active_speed == SPEED_100 ||
5068 tp->link_config.active_speed == SPEED_10)
0f49bfbd
JL		 5069 pcie_capability_clear_word(tp->pdev, PCI_EXP_LNKCTL,
5070 PCI_EXP_LNKCTL_CLKREQ_EN);
5e7dfd0f 5071 else
0f49bfbd
JL		 5072 pcie_capability_set_word(tp->pdev, PCI_EXP_LNKCTL,
5073 PCI_EXP_LNKCTL_CLKREQ_EN);
5e7dfd0f
MC		 5074 }
5075
f4a46d1f 5076 tg3_test_and_report_link_chg(tp, current_link_up);
1da177e4
LT		 5077
5078 return 0;
5079}
5080
5081struct tg3_fiber_aneginfo {
5082 int state;
5083#define ANEG_STATE_UNKNOWN 0
5084#define ANEG_STATE_AN_ENABLE 1
5085#define ANEG_STATE_RESTART_INIT 2
5086#define ANEG_STATE_RESTART 3
5087#define ANEG_STATE_DISABLE_LINK_OK 4
5088#define ANEG_STATE_ABILITY_DETECT_INIT 5
5089#define ANEG_STATE_ABILITY_DETECT 6
5090#define ANEG_STATE_ACK_DETECT_INIT 7
5091#define ANEG_STATE_ACK_DETECT 8
5092#define ANEG_STATE_COMPLETE_ACK_INIT 9
5093#define ANEG_STATE_COMPLETE_ACK 10
5094#define ANEG_STATE_IDLE_DETECT_INIT 11
5095#define ANEG_STATE_IDLE_DETECT 12
5096#define ANEG_STATE_LINK_OK 13
5097#define ANEG_STATE_NEXT_PAGE_WAIT_INIT 14
5098#define ANEG_STATE_NEXT_PAGE_WAIT 15
5099
5100 u32 flags;
5101#define MR_AN_ENABLE 0x00000001
5102#define MR_RESTART_AN 0x00000002
5103#define MR_AN_COMPLETE 0x00000004
5104#define MR_PAGE_RX 0x00000008
5105#define MR_NP_LOADED 0x00000010
5106#define MR_TOGGLE_TX 0x00000020
5107#define MR_LP_ADV_FULL_DUPLEX 0x00000040
5108#define MR_LP_ADV_HALF_DUPLEX 0x00000080
5109#define MR_LP_ADV_SYM_PAUSE 0x00000100
5110#define MR_LP_ADV_ASYM_PAUSE 0x00000200
5111#define MR_LP_ADV_REMOTE_FAULT1 0x00000400
5112#define MR_LP_ADV_REMOTE_FAULT2 0x00000800
5113#define MR_LP_ADV_NEXT_PAGE 0x00001000
5114#define MR_TOGGLE_RX 0x00002000
5115#define MR_NP_RX 0x00004000
5116
5117#define MR_LINK_OK 0x80000000
5118
5119 unsigned long link_time, cur_time;
5120
5121 u32 ability_match_cfg;
5122 int ability_match_count;
5123
5124 char ability_match, idle_match, ack_match;
5125
5126 u32 txconfig, rxconfig;
5127#define ANEG_CFG_NP 0x00000080
5128#define ANEG_CFG_ACK 0x00000040
5129#define ANEG_CFG_RF2 0x00000020
5130#define ANEG_CFG_RF1 0x00000010
5131#define ANEG_CFG_PS2 0x00000001
5132#define ANEG_CFG_PS1 0x00008000
5133#define ANEG_CFG_HD 0x00004000
5134#define ANEG_CFG_FD 0x00002000
5135#define ANEG_CFG_INVAL 0x00001f06
5136
5137};
5138#define ANEG_OK 0
5139#define ANEG_DONE 1
5140#define ANEG_TIMER_ENAB 2
5141#define ANEG_FAILED -1
5142
5143#define ANEG_STATE_SETTLE_TIME 10000
5144
5145static int tg3_fiber_aneg_smachine(struct tg3 *tp,
5146 struct tg3_fiber_aneginfo *ap)
5147{
5be73b47 5148 u16 flowctrl;
1da177e4
LT		 5149 unsigned long delta;
5150 u32 rx_cfg_reg;
5151 int ret;
5152
5153 if (ap->state == ANEG_STATE_UNKNOWN) {
5154 ap->rxconfig = 0;
5155 ap->link_time = 0;
5156 ap->cur_time = 0;
5157 ap->ability_match_cfg = 0;
5158 ap->ability_match_count = 0;
5159 ap->ability_match = 0;
5160 ap->idle_match = 0;
5161 ap->ack_match = 0;
5162 }
5163 ap->cur_time++;
5164
5165 if (tr32(MAC_STATUS) & MAC_STATUS_RCVD_CFG) {
5166 rx_cfg_reg = tr32(MAC_RX_AUTO_NEG);
5167
5168 if (rx_cfg_reg != ap->ability_match_cfg) {
5169 ap->ability_match_cfg = rx_cfg_reg;
5170 ap->ability_match = 0;
5171 ap->ability_match_count = 0;
5172 } else {
5173 if (++ap->ability_match_count > 1) {
5174 ap->ability_match = 1;
5175 ap->ability_match_cfg = rx_cfg_reg;
5176 }
5177 }
5178 if (rx_cfg_reg & ANEG_CFG_ACK)
5179 ap->ack_match = 1;
5180 else
5181 ap->ack_match = 0;
5182
5183 ap->idle_match = 0;
5184 } else {
5185 ap->idle_match = 1;
5186 ap->ability_match_cfg = 0;
5187 ap->ability_match_count = 0;
5188 ap->ability_match = 0;
5189 ap->ack_match = 0;
5190
5191 rx_cfg_reg = 0;
5192 }
5193
5194 ap->rxconfig = rx_cfg_reg;
5195 ret = ANEG_OK;
5196
33f401ae 5197 switch (ap->state) {
1da177e4
LT		 5198 case ANEG_STATE_UNKNOWN:
5199 if (ap->flags & (MR_AN_ENABLE | MR_RESTART_AN))
5200 ap->state = ANEG_STATE_AN_ENABLE;
5201
5202 /* fallthru */
5203 case ANEG_STATE_AN_ENABLE:
5204 ap->flags &= ~(MR_AN_COMPLETE | MR_PAGE_RX);
5205 if (ap->flags & MR_AN_ENABLE) {
5206 ap->link_time = 0;
5207 ap->cur_time = 0;
5208 ap->ability_match_cfg = 0;
5209 ap->ability_match_count = 0;
5210 ap->ability_match = 0;
5211 ap->idle_match = 0;
5212 ap->ack_match = 0;
5213
5214 ap->state = ANEG_STATE_RESTART_INIT;
5215 } else {
5216 ap->state = ANEG_STATE_DISABLE_LINK_OK;
5217 }
5218 break;
5219
5220 case ANEG_STATE_RESTART_INIT:
5221 ap->link_time = ap->cur_time;
5222 ap->flags &= ~(MR_NP_LOADED);
5223 ap->txconfig = 0;
5224 tw32(MAC_TX_AUTO_NEG, 0);
5225 tp->mac_mode |= MAC_MODE_SEND_CONFIGS;
5226 tw32_f(MAC_MODE, tp->mac_mode);
5227 udelay(40);
5228
5229 ret = ANEG_TIMER_ENAB;
5230 ap->state = ANEG_STATE_RESTART;
5231
5232 /* fallthru */
5233 case ANEG_STATE_RESTART:
5234 delta = ap->cur_time - ap->link_time;
859a5887 5235 if (delta > ANEG_STATE_SETTLE_TIME)
1da177e4 5236 ap->state = ANEG_STATE_ABILITY_DETECT_INIT;
859a5887 5237 else
1da177e4 5238 ret = ANEG_TIMER_ENAB;
1da177e4
LT		 5239 break;
5240
5241 case ANEG_STATE_DISABLE_LINK_OK:
5242 ret = ANEG_DONE;
5243 break;
5244
5245 case ANEG_STATE_ABILITY_DETECT_INIT:
5246 ap->flags &= ~(MR_TOGGLE_TX);
5be73b47
MC		 5247 ap->txconfig = ANEG_CFG_FD;
5248 flowctrl = tg3_advert_flowctrl_1000X(tp->link_config.flowctrl);
5249 if (flowctrl & ADVERTISE_1000XPAUSE)
5250 ap->txconfig |= ANEG_CFG_PS1;
5251 if (flowctrl & ADVERTISE_1000XPSE_ASYM)
5252 ap->txconfig |= ANEG_CFG_PS2;
1da177e4
LT		 5253 tw32(MAC_TX_AUTO_NEG, ap->txconfig);
5254 tp->mac_mode |= MAC_MODE_SEND_CONFIGS;
5255 tw32_f(MAC_MODE, tp->mac_mode);
5256 udelay(40);
5257
5258 ap->state = ANEG_STATE_ABILITY_DETECT;
5259 break;
5260
5261 case ANEG_STATE_ABILITY_DETECT:
859a5887 5262 if (ap->ability_match != 0 && ap->rxconfig != 0)
1da177e4 5263 ap->state = ANEG_STATE_ACK_DETECT_INIT;
1da177e4
LT		 5264 break;
5265
5266 case ANEG_STATE_ACK_DETECT_INIT:
5267 ap->txconfig |= ANEG_CFG_ACK;
5268 tw32(MAC_TX_AUTO_NEG, ap->txconfig);
5269 tp->mac_mode |= MAC_MODE_SEND_CONFIGS;
5270 tw32_f(MAC_MODE, tp->mac_mode);
5271 udelay(40);
5272
5273 ap->state = ANEG_STATE_ACK_DETECT;
5274
5275 /* fallthru */
5276 case ANEG_STATE_ACK_DETECT:
5277 if (ap->ack_match != 0) {
5278 if ((ap->rxconfig & ~ANEG_CFG_ACK) ==
5279 (ap->ability_match_cfg & ~ANEG_CFG_ACK)) {
5280 ap->state = ANEG_STATE_COMPLETE_ACK_INIT;
5281 } else {
5282 ap->state = ANEG_STATE_AN_ENABLE;
5283 }
5284 } else if (ap->ability_match != 0 &&
5285 ap->rxconfig == 0) {
5286 ap->state = ANEG_STATE_AN_ENABLE;
5287 }
5288 break;
5289
5290 case ANEG_STATE_COMPLETE_ACK_INIT:
5291 if (ap->rxconfig & ANEG_CFG_INVAL) {
5292 ret = ANEG_FAILED;
5293 break;
5294 }
5295 ap->flags &= ~(MR_LP_ADV_FULL_DUPLEX |
5296 MR_LP_ADV_HALF_DUPLEX |
5297 MR_LP_ADV_SYM_PAUSE |
5298 MR_LP_ADV_ASYM_PAUSE |
5299 MR_LP_ADV_REMOTE_FAULT1 |
5300 MR_LP_ADV_REMOTE_FAULT2 |
5301 MR_LP_ADV_NEXT_PAGE |
5302 MR_TOGGLE_RX |
5303 MR_NP_RX);
5304 if (ap->rxconfig & ANEG_CFG_FD)
5305 ap->flags |= MR_LP_ADV_FULL_DUPLEX;
5306 if (ap->rxconfig & ANEG_CFG_HD)
5307 ap->flags |= MR_LP_ADV_HALF_DUPLEX;
5308 if (ap->rxconfig & ANEG_CFG_PS1)
5309 ap->flags |= MR_LP_ADV_SYM_PAUSE;
5310 if (ap->rxconfig & ANEG_CFG_PS2)
5311 ap->flags |= MR_LP_ADV_ASYM_PAUSE;
5312 if (ap->rxconfig & ANEG_CFG_RF1)
5313 ap->flags |= MR_LP_ADV_REMOTE_FAULT1;
5314 if (ap->rxconfig & ANEG_CFG_RF2)
5315 ap->flags |= MR_LP_ADV_REMOTE_FAULT2;
5316 if (ap->rxconfig & ANEG_CFG_NP)
5317 ap->flags |= MR_LP_ADV_NEXT_PAGE;
5318
5319 ap->link_time = ap->cur_time;
5320
5321 ap->flags ^= (MR_TOGGLE_TX);
5322 if (ap->rxconfig & 0x0008)
5323 ap->flags |= MR_TOGGLE_RX;
5324 if (ap->rxconfig & ANEG_CFG_NP)
5325 ap->flags |= MR_NP_RX;
5326 ap->flags |= MR_PAGE_RX;
5327
5328 ap->state = ANEG_STATE_COMPLETE_ACK;
5329 ret = ANEG_TIMER_ENAB;
5330 break;
5331
5332 case ANEG_STATE_COMPLETE_ACK:
5333 if (ap->ability_match != 0 &&
5334 ap->rxconfig == 0) {
5335 ap->state = ANEG_STATE_AN_ENABLE;
5336 break;
5337 }
5338 delta = ap->cur_time - ap->link_time;
5339 if (delta > ANEG_STATE_SETTLE_TIME) {
5340 if (!(ap->flags & (MR_LP_ADV_NEXT_PAGE))) {
5341 ap->state = ANEG_STATE_IDLE_DETECT_INIT;
5342 } else {
5343 if ((ap->txconfig & ANEG_CFG_NP) == 0 &&
5344 !(ap->flags & MR_NP_RX)) {
5345 ap->state = ANEG_STATE_IDLE_DETECT_INIT;
5346 } else {
5347 ret = ANEG_FAILED;
5348 }
5349 }
5350 }
5351 break;
5352
5353 case ANEG_STATE_IDLE_DETECT_INIT:
5354 ap->link_time = ap->cur_time;
5355 tp->mac_mode &= ~MAC_MODE_SEND_CONFIGS;
5356 tw32_f(MAC_MODE, tp->mac_mode);
5357 udelay(40);
5358
5359 ap->state = ANEG_STATE_IDLE_DETECT;
5360 ret = ANEG_TIMER_ENAB;
5361 break;
5362
5363 case ANEG_STATE_IDLE_DETECT:
5364 if (ap->ability_match != 0 &&
5365 ap->rxconfig == 0) {
5366 ap->state = ANEG_STATE_AN_ENABLE;
5367 break;
5368 }
5369 delta = ap->cur_time - ap->link_time;
5370 if (delta > ANEG_STATE_SETTLE_TIME) {
5371 /* XXX another gem from the Broadcom driver :( */
5372 ap->state = ANEG_STATE_LINK_OK;
5373 }
5374 break;
5375
5376 case ANEG_STATE_LINK_OK:
5377 ap->flags |= (MR_AN_COMPLETE | MR_LINK_OK);
5378 ret = ANEG_DONE;
5379 break;
5380
5381 case ANEG_STATE_NEXT_PAGE_WAIT_INIT:
5382 /* ??? unimplemented */
5383 break;
5384
5385 case ANEG_STATE_NEXT_PAGE_WAIT:
5386 /* ??? unimplemented */
5387 break;
5388
5389 default:
5390 ret = ANEG_FAILED;
5391 break;
855e1111 5392 }
1da177e4
LT		 5393
5394 return ret;
5395}
5396
5be73b47 5397static int fiber_autoneg(struct tg3 *tp, u32 *txflags, u32 *rxflags)
1da177e4
LT		 5398{
5399 int res = 0;
5400 struct tg3_fiber_aneginfo aninfo;
5401 int status = ANEG_FAILED;
5402 unsigned int tick;
5403 u32 tmp;
5404
5405 tw32_f(MAC_TX_AUTO_NEG, 0);
5406
5407 tmp = tp->mac_mode & ~MAC_MODE_PORT_MODE_MASK;
5408 tw32_f(MAC_MODE, tmp | MAC_MODE_PORT_MODE_GMII);
5409 udelay(40);
5410
5411 tw32_f(MAC_MODE, tp->mac_mode | MAC_MODE_SEND_CONFIGS);
5412 udelay(40);
5413
5414 memset(&aninfo, 0, sizeof(aninfo));
5415 aninfo.flags |= MR_AN_ENABLE;
5416 aninfo.state = ANEG_STATE_UNKNOWN;
5417 aninfo.cur_time = 0;
5418 tick = 0;
5419 while (++tick < 195000) {
5420 status = tg3_fiber_aneg_smachine(tp, &aninfo);
5421 if (status == ANEG_DONE || status == ANEG_FAILED)
5422 break;
5423
5424 udelay(1);
5425 }
5426
5427 tp->mac_mode &= ~MAC_MODE_SEND_CONFIGS;
5428 tw32_f(MAC_MODE, tp->mac_mode);
5429 udelay(40);
5430
5be73b47
MC		 5431 *txflags = aninfo.txconfig;
5432 *rxflags = aninfo.flags;
1da177e4
LT		 5433
5434 if (status == ANEG_DONE &&
5435 (aninfo.flags & (MR_AN_COMPLETE | MR_LINK_OK |
5436 MR_LP_ADV_FULL_DUPLEX)))
5437 res = 1;
5438
5439 return res;
5440}
5441
5442static void tg3_init_bcm8002(struct tg3 *tp)
5443{
5444 u32 mac_status = tr32(MAC_STATUS);
5445 int i;
5446
5447 /* Reset when initting first time or we have a link. */
63c3a66f 5448 if (tg3_flag(tp, INIT_COMPLETE) &&
1da177e4
LT		 5449 !(mac_status & MAC_STATUS_PCS_SYNCED))
5450 return;
5451
5452 /* Set PLL lock range. */
5453 tg3_writephy(tp, 0x16, 0x8007);
5454
5455 /* SW reset */
5456 tg3_writephy(tp, MII_BMCR, BMCR_RESET);
5457
5458 /* Wait for reset to complete. */
5459 /* XXX schedule_timeout() ... */
5460 for (i = 0; i < 500; i++)
5461 udelay(10);
5462
5463 /* Config mode; select PMA/Ch 1 regs. */
5464 tg3_writephy(tp, 0x10, 0x8411);
5465
5466 /* Enable auto-lock and comdet, select txclk for tx. */
5467 tg3_writephy(tp, 0x11, 0x0a10);
5468
5469 tg3_writephy(tp, 0x18, 0x00a0);
5470 tg3_writephy(tp, 0x16, 0x41ff);
5471
5472 /* Assert and deassert POR. */
5473 tg3_writephy(tp, 0x13, 0x0400);
5474 udelay(40);
5475 tg3_writephy(tp, 0x13, 0x0000);
5476
5477 tg3_writephy(tp, 0x11, 0x0a50);
5478 udelay(40);
5479 tg3_writephy(tp, 0x11, 0x0a10);
5480
5481 /* Wait for signal to stabilize */
5482 /* XXX schedule_timeout() ... */
5483 for (i = 0; i < 15000; i++)
5484 udelay(10);
5485
5486 /* Deselect the channel register so we can read the PHYID
5487 * later.
5488 */
5489 tg3_writephy(tp, 0x10, 0x8011);
5490}
5491
953c96e0 5492static bool tg3_setup_fiber_hw_autoneg(struct tg3 *tp, u32 mac_status)
1da177e4 5493{
82cd3d11 5494 u16 flowctrl;
953c96e0 5495 bool current_link_up;
1da177e4
LT		 5496 u32 sg_dig_ctrl, sg_dig_status;
5497 u32 serdes_cfg, expected_sg_dig_ctrl;
5498 int workaround, port_a;
1da177e4
LT		 5499
5500 serdes_cfg = 0;
5501 expected_sg_dig_ctrl = 0;
5502 workaround = 0;
5503 port_a = 1;
953c96e0 5504 current_link_up = false;
1da177e4 5505
4153577a
JP		 5506 if (tg3_chip_rev_id(tp) != CHIPREV_ID_5704_A0 &&
5507 tg3_chip_rev_id(tp) != CHIPREV_ID_5704_A1) {
1da177e4
LT		 5508 workaround = 1;
5509 if (tr32(TG3PCI_DUAL_MAC_CTRL) & DUAL_MAC_CTRL_ID)
5510 port_a = 0;
5511
5512 /* preserve bits 0-11,13,14 for signal pre-emphasis */
5513 /* preserve bits 20-23 for voltage regulator */
5514 serdes_cfg = tr32(MAC_SERDES_CFG) & 0x00f06fff;
5515 }
5516
5517 sg_dig_ctrl = tr32(SG_DIG_CTRL);
5518
5519 if (tp->link_config.autoneg != AUTONEG_ENABLE) {
c98f6e3b 5520 if (sg_dig_ctrl & SG_DIG_USING_HW_AUTONEG) {
1da177e4
LT		 5521 if (workaround) {
5522 u32 val = serdes_cfg;
5523
5524 if (port_a)
5525 val |= 0xc010000;
5526 else
5527 val |= 0x4010000;
5528 tw32_f(MAC_SERDES_CFG, val);
5529 }
c98f6e3b
MC		 5530
5531 tw32_f(SG_DIG_CTRL, SG_DIG_COMMON_SETUP);
1da177e4
LT		 5532 }
5533 if (mac_status & MAC_STATUS_PCS_SYNCED) {
5534 tg3_setup_flow_control(tp, 0, 0);
953c96e0 5535 current_link_up = true;
1da177e4
LT		 5536 }
5537 goto out;
5538 }
5539
5540 /* Want auto-negotiation. */
c98f6e3b 5541 expected_sg_dig_ctrl = SG_DIG_USING_HW_AUTONEG | SG_DIG_COMMON_SETUP;
1da177e4 5542
82cd3d11
MC		 5543 flowctrl = tg3_advert_flowctrl_1000X(tp->link_config.flowctrl);
5544 if (flowctrl & ADVERTISE_1000XPAUSE)
5545 expected_sg_dig_ctrl |= SG_DIG_PAUSE_CAP;
5546 if (flowctrl & ADVERTISE_1000XPSE_ASYM)
5547 expected_sg_dig_ctrl |= SG_DIG_ASYM_PAUSE;
1da177e4
LT		 5548
5549 if (sg_dig_ctrl != expected_sg_dig_ctrl) {
f07e9af3 5550 if ((tp->phy_flags & TG3_PHYFLG_PARALLEL_DETECT) &&
3d3ebe74
MC		 5551 tp->serdes_counter &&
5552 ((mac_status & (MAC_STATUS_PCS_SYNCED |
5553 MAC_STATUS_RCVD_CFG)) ==
5554 MAC_STATUS_PCS_SYNCED)) {
5555 tp->serdes_counter--;
953c96e0 5556 current_link_up = true;
3d3ebe74
MC		 5557 goto out;
5558 }
5559restart_autoneg:
1da177e4
LT		 5560 if (workaround)
5561 tw32_f(MAC_SERDES_CFG, serdes_cfg | 0xc011000);
c98f6e3b 5562 tw32_f(SG_DIG_CTRL, expected_sg_dig_ctrl | SG_DIG_SOFT_RESET);
1da177e4
LT		 5563 udelay(5);
5564 tw32_f(SG_DIG_CTRL, expected_sg_dig_ctrl);
5565
3d3ebe74 5566 tp->serdes_counter = SERDES_AN_TIMEOUT_5704S;
f07e9af3 5567 tp->phy_flags &= ~TG3_PHYFLG_PARALLEL_DETECT;
1da177e4
LT		 5568 } else if (mac_status & (MAC_STATUS_PCS_SYNCED |
5569 MAC_STATUS_SIGNAL_DET)) {
3d3ebe74 5570 sg_dig_status = tr32(SG_DIG_STATUS);
1da177e4
LT		 5571 mac_status = tr32(MAC_STATUS);
5572
c98f6e3b 5573 if ((sg_dig_status & SG_DIG_AUTONEG_COMPLETE) &&
1da177e4 5574 (mac_status & MAC_STATUS_PCS_SYNCED)) {
82cd3d11
MC		 5575 u32 local_adv = 0, remote_adv = 0;
5576
5577 if (sg_dig_ctrl & SG_DIG_PAUSE_CAP)
5578 local_adv |= ADVERTISE_1000XPAUSE;
5579 if (sg_dig_ctrl & SG_DIG_ASYM_PAUSE)
5580 local_adv |= ADVERTISE_1000XPSE_ASYM;
1da177e4 5581
c98f6e3b 5582 if (sg_dig_status & SG_DIG_PARTNER_PAUSE_CAPABLE)
82cd3d11 5583 remote_adv |= LPA_1000XPAUSE;
c98f6e3b 5584 if (sg_dig_status & SG_DIG_PARTNER_ASYM_PAUSE)
82cd3d11 5585 remote_adv |= LPA_1000XPAUSE_ASYM;
1da177e4 5586
859edb26
MC		 5587 tp->link_config.rmt_adv =
5588 mii_adv_to_ethtool_adv_x(remote_adv);
5589
1da177e4 5590 tg3_setup_flow_control(tp, local_adv, remote_adv);
953c96e0 5591 current_link_up = true;
3d3ebe74 5592 tp->serdes_counter = 0;
f07e9af3 5593 tp->phy_flags &= ~TG3_PHYFLG_PARALLEL_DETECT;
c98f6e3b 5594 } else if (!(sg_dig_status & SG_DIG_AUTONEG_COMPLETE)) {
3d3ebe74
MC		 5595 if (tp->serdes_counter)
5596 tp->serdes_counter--;
1da177e4
LT		 5597 else {
5598 if (workaround) {
5599 u32 val = serdes_cfg;
5600
5601 if (port_a)
5602 val |= 0xc010000;
5603 else
5604 val |= 0x4010000;
5605
5606 tw32_f(MAC_SERDES_CFG, val);
5607 }
5608
c98f6e3b 5609 tw32_f(SG_DIG_CTRL, SG_DIG_COMMON_SETUP);
1da177e4
LT		 5610 udelay(40);
5611
5612 /* Link parallel detection - link is up */
5613 /* only if we have PCS_SYNC and not */
5614 /* receiving config code words */
5615 mac_status = tr32(MAC_STATUS);
5616 if ((mac_status & MAC_STATUS_PCS_SYNCED) &&
5617 !(mac_status & MAC_STATUS_RCVD_CFG)) {
5618 tg3_setup_flow_control(tp, 0, 0);
953c96e0 5619 current_link_up = true;
f07e9af3
MC		 5620 tp->phy_flags |=
5621 TG3_PHYFLG_PARALLEL_DETECT;
3d3ebe74
MC		 5622 tp->serdes_counter =
5623 SERDES_PARALLEL_DET_TIMEOUT;
5624 } else
5625 goto restart_autoneg;
1da177e4
LT		 5626 }
5627 }
3d3ebe74
MC		 5628 } else {
5629 tp->serdes_counter = SERDES_AN_TIMEOUT_5704S;
f07e9af3 5630 tp->phy_flags &= ~TG3_PHYFLG_PARALLEL_DETECT;
1da177e4
LT		 5631 }
5632
5633out:
5634 return current_link_up;
5635}
5636
953c96e0 5637static bool tg3_setup_fiber_by_hand(struct tg3 *tp, u32 mac_status)
1da177e4 5638{
953c96e0 5639 bool current_link_up = false;
1da177e4 5640
5cf64b8a 5641 if (!(mac_status & MAC_STATUS_PCS_SYNCED))
1da177e4 5642 goto out;
1da177e4
LT		 5643
5644 if (tp->link_config.autoneg == AUTONEG_ENABLE) {
5be73b47 5645 u32 txflags, rxflags;
1da177e4 5646 int i;
6aa20a22 5647
5be73b47
MC		 5648 if (fiber_autoneg(tp, &txflags, &rxflags)) {
5649 u32 local_adv = 0, remote_adv = 0;
1da177e4 5650
5be73b47
MC		 5651 if (txflags & ANEG_CFG_PS1)
5652 local_adv |= ADVERTISE_1000XPAUSE;
5653 if (txflags & ANEG_CFG_PS2)
5654 local_adv |= ADVERTISE_1000XPSE_ASYM;
5655
5656 if (rxflags & MR_LP_ADV_SYM_PAUSE)
5657 remote_adv |= LPA_1000XPAUSE;
5658 if (rxflags & MR_LP_ADV_ASYM_PAUSE)
5659 remote_adv |= LPA_1000XPAUSE_ASYM;
1da177e4 5660
859edb26
MC		 5661 tp->link_config.rmt_adv =
5662 mii_adv_to_ethtool_adv_x(remote_adv);
5663
1da177e4
LT		 5664 tg3_setup_flow_control(tp, local_adv, remote_adv);
5665
953c96e0 5666 current_link_up = true;
1da177e4
LT		 5667 }
5668 for (i = 0; i < 30; i++) {
5669 udelay(20);
5670 tw32_f(MAC_STATUS,
5671 (MAC_STATUS_SYNC_CHANGED |
5672 MAC_STATUS_CFG_CHANGED));
5673 udelay(40);
5674 if ((tr32(MAC_STATUS) &
5675 (MAC_STATUS_SYNC_CHANGED |
5676 MAC_STATUS_CFG_CHANGED)) == 0)
5677 break;
5678 }
5679
5680 mac_status = tr32(MAC_STATUS);
953c96e0 5681 if (!current_link_up &&
1da177e4
LT		 5682 (mac_status & MAC_STATUS_PCS_SYNCED) &&
5683 !(mac_status & MAC_STATUS_RCVD_CFG))
953c96e0 5684 current_link_up = true;
1da177e4 5685 } else {
5be73b47
MC		 5686 tg3_setup_flow_control(tp, 0, 0);
5687
1da177e4 5688 /* Forcing 1000FD link up. */
953c96e0 5689 current_link_up = true;
1da177e4
LT		 5690
5691 tw32_f(MAC_MODE, (tp->mac_mode | MAC_MODE_SEND_CONFIGS));
5692 udelay(40);
e8f3f6ca
MC		 5693
5694 tw32_f(MAC_MODE, tp->mac_mode);
5695 udelay(40);
1da177e4
LT		 5696 }
5697
5698out:
5699 return current_link_up;
5700}
5701
953c96e0 5702static int tg3_setup_fiber_phy(struct tg3 *tp, bool force_reset)
1da177e4
LT		 5703{
5704 u32 orig_pause_cfg;
5705 u16 orig_active_speed;
5706 u8 orig_active_duplex;
5707 u32 mac_status;
953c96e0 5708 bool current_link_up;
1da177e4
LT		 5709 int i;
5710
8d018621 5711 orig_pause_cfg = tp->link_config.active_flowctrl;
1da177e4
LT		 5712 orig_active_speed = tp->link_config.active_speed;
5713 orig_active_duplex = tp->link_config.active_duplex;
5714
63c3a66f 5715 if (!tg3_flag(tp, HW_AUTONEG) &&
f4a46d1f 5716 tp->link_up &&
63c3a66f 5717 tg3_flag(tp, INIT_COMPLETE)) {
1da177e4
LT		 5718 mac_status = tr32(MAC_STATUS);
5719 mac_status &= (MAC_STATUS_PCS_SYNCED |
5720 MAC_STATUS_SIGNAL_DET |
5721 MAC_STATUS_CFG_CHANGED |
5722 MAC_STATUS_RCVD_CFG);
5723 if (mac_status == (MAC_STATUS_PCS_SYNCED |
5724 MAC_STATUS_SIGNAL_DET)) {
5725 tw32_f(MAC_STATUS, (MAC_STATUS_SYNC_CHANGED |
5726 MAC_STATUS_CFG_CHANGED));
5727 return 0;
5728 }
5729 }
5730
5731 tw32_f(MAC_TX_AUTO_NEG, 0);
5732
5733 tp->mac_mode &= ~(MAC_MODE_PORT_MODE_MASK | MAC_MODE_HALF_DUPLEX);
5734 tp->mac_mode |= MAC_MODE_PORT_MODE_TBI;
5735 tw32_f(MAC_MODE, tp->mac_mode);
5736 udelay(40);
5737
79eb6904 5738 if (tp->phy_id == TG3_PHY_ID_BCM8002)
1da177e4
LT		 5739 tg3_init_bcm8002(tp);
5740
5741 /* Enable link change event even when serdes polling. */
5742 tw32_f(MAC_EVENT, MAC_EVENT_LNKSTATE_CHANGED);
5743 udelay(40);
5744
953c96e0 5745 current_link_up = false;
859edb26 5746 tp->link_config.rmt_adv = 0;
1da177e4
LT		 5747 mac_status = tr32(MAC_STATUS);
5748
63c3a66f 5749 if (tg3_flag(tp, HW_AUTONEG))
1da177e4
LT		 5750 current_link_up = tg3_setup_fiber_hw_autoneg(tp, mac_status);
5751 else
5752 current_link_up = tg3_setup_fiber_by_hand(tp, mac_status);
5753
898a56f8 5754 tp->napi[0].hw_status->status =
1da177e4 5755 (SD_STATUS_UPDATED |
898a56f8 5756 (tp->napi[0].hw_status->status & ~SD_STATUS_LINK_CHG));
1da177e4
LT		 5757
5758 for (i = 0; i < 100; i++) {
5759 tw32_f(MAC_STATUS, (MAC_STATUS_SYNC_CHANGED |
5760 MAC_STATUS_CFG_CHANGED));
5761 udelay(5);
5762 if ((tr32(MAC_STATUS) & (MAC_STATUS_SYNC_CHANGED |
3d3ebe74
MC		 5763 MAC_STATUS_CFG_CHANGED |
5764 MAC_STATUS_LNKSTATE_CHANGED)) == 0)
1da177e4
LT		 5765 break;
5766 }
5767
5768 mac_status = tr32(MAC_STATUS);
5769 if ((mac_status & MAC_STATUS_PCS_SYNCED) == 0) {
953c96e0 5770 current_link_up = false;
3d3ebe74
MC		 5771 if (tp->link_config.autoneg == AUTONEG_ENABLE &&
5772 tp->serdes_counter == 0) {
1da177e4
LT		 5773 tw32_f(MAC_MODE, (tp->mac_mode |
5774 MAC_MODE_SEND_CONFIGS));
5775 udelay(1);
5776 tw32_f(MAC_MODE, tp->mac_mode);
5777 }
5778 }
5779
953c96e0 5780 if (current_link_up) {
1da177e4
LT		 5781 tp->link_config.active_speed = SPEED_1000;
5782 tp->link_config.active_duplex = DUPLEX_FULL;
5783 tw32(MAC_LED_CTRL, (tp->led_ctrl |
5784 LED_CTRL_LNKLED_OVERRIDE |
5785 LED_CTRL_1000MBPS_ON));
5786 } else {
e740522e
MC		 5787 tp->link_config.active_speed = SPEED_UNKNOWN;
5788 tp->link_config.active_duplex = DUPLEX_UNKNOWN;
1da177e4
LT		 5789 tw32(MAC_LED_CTRL, (tp->led_ctrl |
5790 LED_CTRL_LNKLED_OVERRIDE |
5791 LED_CTRL_TRAFFIC_OVERRIDE));
5792 }
5793
f4a46d1f 5794 if (!tg3_test_and_report_link_chg(tp, current_link_up)) {
8d018621 5795 u32 now_pause_cfg = tp->link_config.active_flowctrl;
1da177e4
LT		 5796 if (orig_pause_cfg != now_pause_cfg ||
5797 orig_active_speed != tp->link_config.active_speed ||
5798 orig_active_duplex != tp->link_config.active_duplex)
5799 tg3_link_report(tp);
5800 }
5801
5802 return 0;
5803}
5804
953c96e0 5805static int tg3_setup_fiber_mii_phy(struct tg3 *tp, bool force_reset)
747e8f8b 5806{
953c96e0 5807 int err = 0;
747e8f8b 5808 u32 bmsr, bmcr;
85730a63
MC		 5809 u16 current_speed = SPEED_UNKNOWN;
5810 u8 current_duplex = DUPLEX_UNKNOWN;
953c96e0 5811 bool current_link_up = false;
85730a63
MC		 5812 u32 local_adv, remote_adv, sgsr;
5813
5814 if ((tg3_asic_rev(tp) == ASIC_REV_5719 ||
5815 tg3_asic_rev(tp) == ASIC_REV_5720) &&
5816 !tg3_readphy(tp, SERDES_TG3_1000X_STATUS, &sgsr) &&
5817 (sgsr & SERDES_TG3_SGMII_MODE)) {
5818
5819 if (force_reset)
5820 tg3_phy_reset(tp);
5821
5822 tp->mac_mode &= ~MAC_MODE_PORT_MODE_MASK;
5823
5824 if (!(sgsr & SERDES_TG3_LINK_UP)) {
5825 tp->mac_mode |= MAC_MODE_PORT_MODE_GMII;
5826 } else {
953c96e0 5827 current_link_up = true;
85730a63
MC		 5828 if (sgsr & SERDES_TG3_SPEED_1000) {
5829 current_speed = SPEED_1000;
5830 tp->mac_mode |= MAC_MODE_PORT_MODE_GMII;
5831 } else if (sgsr & SERDES_TG3_SPEED_100) {
5832 current_speed = SPEED_100;
5833 tp->mac_mode |= MAC_MODE_PORT_MODE_MII;
5834 } else {
5835 current_speed = SPEED_10;
5836 tp->mac_mode |= MAC_MODE_PORT_MODE_MII;
5837 }
5838
5839 if (sgsr & SERDES_TG3_FULL_DUPLEX)
5840 current_duplex = DUPLEX_FULL;
5841 else
5842 current_duplex = DUPLEX_HALF;
5843 }
5844
5845 tw32_f(MAC_MODE, tp->mac_mode);
5846 udelay(40);
5847
5848 tg3_clear_mac_status(tp);
5849
5850 goto fiber_setup_done;
5851 }
747e8f8b
MC		 5852
5853 tp->mac_mode |= MAC_MODE_PORT_MODE_GMII;
5854 tw32_f(MAC_MODE, tp->mac_mode);
5855 udelay(40);
5856
3310e248 5857 tg3_clear_mac_status(tp);
747e8f8b
MC		 5858
5859 if (force_reset)
5860 tg3_phy_reset(tp);
5861
859edb26 5862 tp->link_config.rmt_adv = 0;
747e8f8b
MC		 5863
5864 err |= tg3_readphy(tp, MII_BMSR, &bmsr);
5865 err |= tg3_readphy(tp, MII_BMSR, &bmsr);
4153577a 5866 if (tg3_asic_rev(tp) == ASIC_REV_5714) {
d4d2c558
MC		 5867 if (tr32(MAC_TX_STATUS) & TX_STATUS_LINK_UP)
5868 bmsr |= BMSR_LSTATUS;
5869 else
5870 bmsr &= ~BMSR_LSTATUS;
5871 }
747e8f8b
MC		 5872
5873 err |= tg3_readphy(tp, MII_BMCR, &bmcr);
5874
5875 if ((tp->link_config.autoneg == AUTONEG_ENABLE) && !force_reset &&
f07e9af3 5876 (tp->phy_flags & TG3_PHYFLG_PARALLEL_DETECT)) {
747e8f8b
MC		 5877 /* do nothing, just check for link up at the end */
5878 } else if (tp->link_config.autoneg == AUTONEG_ENABLE) {
28011cf1 5879 u32 adv, newadv;
747e8f8b
MC		 5880
5881 err |= tg3_readphy(tp, MII_ADVERTISE, &adv);
28011cf1
MC		 5882 newadv = adv & ~(ADVERTISE_1000XFULL | ADVERTISE_1000XHALF |
5883 ADVERTISE_1000XPAUSE |
5884 ADVERTISE_1000XPSE_ASYM |
5885 ADVERTISE_SLCT);
747e8f8b 5886
28011cf1 5887 newadv |= tg3_advert_flowctrl_1000X(tp->link_config.flowctrl);
37f07023 5888 newadv |= ethtool_adv_to_mii_adv_x(tp->link_config.advertising);
747e8f8b 5889
28011cf1
MC		 5890 if ((newadv != adv) || !(bmcr & BMCR_ANENABLE)) {
5891 tg3_writephy(tp, MII_ADVERTISE, newadv);
747e8f8b
MC		 5892 bmcr |= BMCR_ANENABLE | BMCR_ANRESTART;
5893 tg3_writephy(tp, MII_BMCR, bmcr);
5894
5895 tw32_f(MAC_EVENT, MAC_EVENT_LNKSTATE_CHANGED);
3d3ebe74 5896 tp->serdes_counter = SERDES_AN_TIMEOUT_5714S;
f07e9af3 5897 tp->phy_flags &= ~TG3_PHYFLG_PARALLEL_DETECT;
747e8f8b
MC		 5898
5899 return err;
5900 }
5901 } else {
5902 u32 new_bmcr;
5903
5904 bmcr &= ~BMCR_SPEED1000;
5905 new_bmcr = bmcr & ~(BMCR_ANENABLE | BMCR_FULLDPLX);
5906
5907 if (tp->link_config.duplex == DUPLEX_FULL)
5908 new_bmcr |= BMCR_FULLDPLX;
5909
5910 if (new_bmcr != bmcr) {
5911 /* BMCR_SPEED1000 is a reserved bit that needs
5912 * to be set on write.
5913 */
5914 new_bmcr |= BMCR_SPEED1000;
5915
5916 /* Force a linkdown */
f4a46d1f 5917 if (tp->link_up) {
747e8f8b
MC		 5918 u32 adv;
5919
5920 err |= tg3_readphy(tp, MII_ADVERTISE, &adv);
5921 adv &= ~(ADVERTISE_1000XFULL |
5922 ADVERTISE_1000XHALF |
5923 ADVERTISE_SLCT);
5924 tg3_writephy(tp, MII_ADVERTISE, adv);
5925 tg3_writephy(tp, MII_BMCR, bmcr |
5926 BMCR_ANRESTART |
5927 BMCR_ANENABLE);
5928 udelay(10);
f4a46d1f 5929 tg3_carrier_off(tp);
747e8f8b
MC		 5930 }
5931 tg3_writephy(tp, MII_BMCR, new_bmcr);
5932 bmcr = new_bmcr;
5933 err |= tg3_readphy(tp, MII_BMSR, &bmsr);
5934 err |= tg3_readphy(tp, MII_BMSR, &bmsr);
4153577a 5935 if (tg3_asic_rev(tp) == ASIC_REV_5714) {
d4d2c558
MC		 5936 if (tr32(MAC_TX_STATUS) & TX_STATUS_LINK_UP)
5937 bmsr |= BMSR_LSTATUS;
5938 else
5939 bmsr &= ~BMSR_LSTATUS;
5940 }
f07e9af3 5941 tp->phy_flags &= ~TG3_PHYFLG_PARALLEL_DETECT;
747e8f8b
MC		 5942 }
5943 }
5944
5945 if (bmsr & BMSR_LSTATUS) {
5946 current_speed = SPEED_1000;
953c96e0 5947 current_link_up = true;
747e8f8b
MC		 5948 if (bmcr & BMCR_FULLDPLX)
5949 current_duplex = DUPLEX_FULL;
5950 else
5951 current_duplex = DUPLEX_HALF;
5952
ef167e27
MC		 5953 local_adv = 0;
5954 remote_adv = 0;
5955
747e8f8b 5956 if (bmcr & BMCR_ANENABLE) {
ef167e27 5957 u32 common;
747e8f8b
MC		 5958
5959 err |= tg3_readphy(tp, MII_ADVERTISE, &local_adv);
5960 err |= tg3_readphy(tp, MII_LPA, &remote_adv);
5961 common = local_adv & remote_adv;
5962 if (common & (ADVERTISE_1000XHALF |
5963 ADVERTISE_1000XFULL)) {
5964 if (common & ADVERTISE_1000XFULL)
5965 current_duplex = DUPLEX_FULL;
5966 else
5967 current_duplex = DUPLEX_HALF;
859edb26
MC		 5968
5969 tp->link_config.rmt_adv =
5970 mii_adv_to_ethtool_adv_x(remote_adv);
63c3a66f 5971 } else if (!tg3_flag(tp, 5780_CLASS)) {
57d8b880 5972 /* Link is up via parallel detect */
859a5887 5973 } else {
953c96e0 5974 current_link_up = false;
859a5887 5975 }
747e8f8b
MC		 5976 }
5977 }
5978
85730a63 5979fiber_setup_done:
953c96e0 5980 if (current_link_up && current_duplex == DUPLEX_FULL)
ef167e27
MC		 5981 tg3_setup_flow_control(tp, local_adv, remote_adv);
5982
747e8f8b
MC		 5983 tp->mac_mode &= ~MAC_MODE_HALF_DUPLEX;
5984 if (tp->link_config.active_duplex == DUPLEX_HALF)
5985 tp->mac_mode |= MAC_MODE_HALF_DUPLEX;
5986
5987 tw32_f(MAC_MODE, tp->mac_mode);
5988 udelay(40);
5989
5990 tw32_f(MAC_EVENT, MAC_EVENT_LNKSTATE_CHANGED);
5991
5992 tp->link_config.active_speed = current_speed;
5993 tp->link_config.active_duplex = current_duplex;
5994
f4a46d1f 5995 tg3_test_and_report_link_chg(tp, current_link_up);
747e8f8b
MC		 5996 return err;
5997}
5998
5999static void tg3_serdes_parallel_detect(struct tg3 *tp)
6000{
3d3ebe74 6001 if (tp->serdes_counter) {
747e8f8b 6002 /* Give autoneg time to complete. */
3d3ebe74 6003 tp->serdes_counter--;
747e8f8b
MC		 6004 return;
6005 }
c6cdf436 6006
f4a46d1f 6007 if (!tp->link_up &&
747e8f8b
MC		 6008 (tp->link_config.autoneg == AUTONEG_ENABLE)) {
6009 u32 bmcr;
6010
6011 tg3_readphy(tp, MII_BMCR, &bmcr);
6012 if (bmcr & BMCR_ANENABLE) {
6013 u32 phy1, phy2;
6014
6015 /* Select shadow register 0x1f */
f08aa1a8
MC		 6016 tg3_writephy(tp, MII_TG3_MISC_SHDW, 0x7c00);
6017 tg3_readphy(tp, MII_TG3_MISC_SHDW, &phy1);
747e8f8b
MC		 6018
6019 /* Select expansion interrupt status register */
f08aa1a8
MC		 6020 tg3_writephy(tp, MII_TG3_DSP_ADDRESS,
6021 MII_TG3_DSP_EXP1_INT_STAT);
6022 tg3_readphy(tp, MII_TG3_DSP_RW_PORT, &phy2);
6023 tg3_readphy(tp, MII_TG3_DSP_RW_PORT, &phy2);
747e8f8b
MC		 6024
6025 if ((phy1 & 0x10) && !(phy2 & 0x20)) {
6026 /* We have signal detect and not receiving
6027 * config code words, link is up by parallel
6028 * detection.
6029 */
6030
6031 bmcr &= ~BMCR_ANENABLE;
6032 bmcr |= BMCR_SPEED1000 | BMCR_FULLDPLX;
6033 tg3_writephy(tp, MII_BMCR, bmcr);
f07e9af3 6034 tp->phy_flags |= TG3_PHYFLG_PARALLEL_DETECT;
747e8f8b
MC		 6035 }
6036 }
f4a46d1f 6037 } else if (tp->link_up &&
859a5887 6038 (tp->link_config.autoneg == AUTONEG_ENABLE) &&
f07e9af3 6039 (tp->phy_flags & TG3_PHYFLG_PARALLEL_DETECT)) {
747e8f8b
MC		 6040 u32 phy2;
6041
6042 /* Select expansion interrupt status register */
f08aa1a8
MC		 6043 tg3_writephy(tp, MII_TG3_DSP_ADDRESS,
6044 MII_TG3_DSP_EXP1_INT_STAT);
6045 tg3_readphy(tp, MII_TG3_DSP_RW_PORT, &phy2);
747e8f8b
MC		 6046 if (phy2 & 0x20) {
6047 u32 bmcr;
6048
6049 /* Config code words received, turn on autoneg. */
6050 tg3_readphy(tp, MII_BMCR, &bmcr);
6051 tg3_writephy(tp, MII_BMCR, bmcr | BMCR_ANENABLE);
6052
f07e9af3 6053 tp->phy_flags &= ~TG3_PHYFLG_PARALLEL_DETECT;
747e8f8b
MC		 6054
6055 }
6056 }
6057}
6058
953c96e0 6059static int tg3_setup_phy(struct tg3 *tp, bool force_reset)
1da177e4 6060{
f2096f94 6061 u32 val;
1da177e4
LT		 6062 int err;
6063
f07e9af3 6064 if (tp->phy_flags & TG3_PHYFLG_PHY_SERDES)
1da177e4 6065 err = tg3_setup_fiber_phy(tp, force_reset);
f07e9af3 6066 else if (tp->phy_flags & TG3_PHYFLG_MII_SERDES)
747e8f8b 6067 err = tg3_setup_fiber_mii_phy(tp, force_reset);
859a5887 6068 else
1da177e4 6069 err = tg3_setup_copper_phy(tp, force_reset);
1da177e4 6070
4153577a 6071 if (tg3_chip_rev(tp) == CHIPREV_5784_AX) {
f2096f94 6072 u32 scale;
aa6c91fe
MC		 6073
6074 val = tr32(TG3_CPMU_CLCK_STAT) & CPMU_CLCK_STAT_MAC_CLCK_MASK;
6075 if (val == CPMU_CLCK_STAT_MAC_CLCK_62_5)
6076 scale = 65;
6077 else if (val == CPMU_CLCK_STAT_MAC_CLCK_6_25)
6078 scale = 6;
6079 else
6080 scale = 12;
6081
6082 val = tr32(GRC_MISC_CFG) & ~GRC_MISC_CFG_PRESCALAR_MASK;
6083 val |= (scale << GRC_MISC_CFG_PRESCALAR_SHIFT);
6084 tw32(GRC_MISC_CFG, val);
6085 }
6086
f2096f94
MC		 6087 val = (2 << TX_LENGTHS_IPG_CRS_SHIFT) |
6088 (6 << TX_LENGTHS_IPG_SHIFT);
4153577a
JP		 6089 if (tg3_asic_rev(tp) == ASIC_REV_5720 ||
6090 tg3_asic_rev(tp) == ASIC_REV_5762)
f2096f94
MC		 6091 val |= tr32(MAC_TX_LENGTHS) &
6092 (TX_LENGTHS_JMB_FRM_LEN_MSK |
6093 TX_LENGTHS_CNT_DWN_VAL_MSK);
6094
1da177e4
LT		 6095 if (tp->link_config.active_speed == SPEED_1000 &&
6096 tp->link_config.active_duplex == DUPLEX_HALF)
f2096f94
MC		 6097 tw32(MAC_TX_LENGTHS, val |
6098 (0xff << TX_LENGTHS_SLOT_TIME_SHIFT));
1da177e4 6099 else
f2096f94
MC		 6100 tw32(MAC_TX_LENGTHS, val |
6101 (32 << TX_LENGTHS_SLOT_TIME_SHIFT));
1da177e4 6102
63c3a66f 6103 if (!tg3_flag(tp, 5705_PLUS)) {
f4a46d1f 6104 if (tp->link_up) {
1da177e4 6105 tw32(HOSTCC_STAT_COAL_TICKS,
15f9850d 6106 tp->coal.stats_block_coalesce_usecs);
1da177e4
LT		 6107 } else {
6108 tw32(HOSTCC_STAT_COAL_TICKS, 0);
6109 }
6110 }
6111
63c3a66f 6112 if (tg3_flag(tp, ASPM_WORKAROUND)) {
f2096f94 6113 val = tr32(PCIE_PWR_MGMT_THRESH);
f4a46d1f 6114 if (!tp->link_up)
8ed5d97e
MC		 6115 val = (val & ~PCIE_PWR_MGMT_L1_THRESH_MSK) |
6116 tp->pwrmgmt_thresh;
6117 else
6118 val |= PCIE_PWR_MGMT_L1_THRESH_MSK;
6119 tw32(PCIE_PWR_MGMT_THRESH, val);
6120 }
6121
1da177e4
LT		 6122 return err;
6123}
6124
7d41e49a
MC		 6125/* tp->lock must be held */
6126static u64 tg3_refclk_read(struct tg3 *tp)
6127{
6128 u64 stamp = tr32(TG3_EAV_REF_CLCK_LSB);
6129 return stamp | (u64)tr32(TG3_EAV_REF_CLCK_MSB) << 32;
6130}
6131
be947307
MC		 6132/* tp->lock must be held */
6133static void tg3_refclk_write(struct tg3 *tp, u64 newval)
6134{
92e6457d
NS		 6135 u32 clock_ctl = tr32(TG3_EAV_REF_CLCK_CTL);
6136
6137 tw32(TG3_EAV_REF_CLCK_CTL, clock_ctl | TG3_EAV_REF_CLCK_CTL_STOP);
be947307
MC		 6138 tw32(TG3_EAV_REF_CLCK_LSB, newval & 0xffffffff);
6139 tw32(TG3_EAV_REF_CLCK_MSB, newval >> 32);
92e6457d 6140 tw32_f(TG3_EAV_REF_CLCK_CTL, clock_ctl | TG3_EAV_REF_CLCK_CTL_RESUME);
be947307
MC		 6141}
6142
7d41e49a
MC		 6143static inline void tg3_full_lock(struct tg3 *tp, int irq_sync);
6144static inline void tg3_full_unlock(struct tg3 *tp);
6145static int tg3_get_ts_info(struct net_device *dev, struct ethtool_ts_info *info)
6146{
6147 struct tg3 *tp = netdev_priv(dev);
6148
6149 info->so_timestamping = SOF_TIMESTAMPING_TX_SOFTWARE |
6150 SOF_TIMESTAMPING_RX_SOFTWARE |
f233a976
FL		 6151 SOF_TIMESTAMPING_SOFTWARE;
6152
6153 if (tg3_flag(tp, PTP_CAPABLE)) {
32e19272 6154 info->so_timestamping |= SOF_TIMESTAMPING_TX_HARDWARE |
f233a976
FL		 6155 SOF_TIMESTAMPING_RX_HARDWARE |
6156 SOF_TIMESTAMPING_RAW_HARDWARE;
6157 }
7d41e49a
MC		 6158
6159 if (tp->ptp_clock)
6160 info->phc_index = ptp_clock_index(tp->ptp_clock);
6161 else
6162 info->phc_index = -1;
6163
6164 info->tx_types = (1 << HWTSTAMP_TX_OFF) | (1 << HWTSTAMP_TX_ON);
6165
6166 info->rx_filters = (1 << HWTSTAMP_FILTER_NONE) |
6167 (1 << HWTSTAMP_FILTER_PTP_V1_L4_EVENT) |
6168 (1 << HWTSTAMP_FILTER_PTP_V2_L2_EVENT) |
6169 (1 << HWTSTAMP_FILTER_PTP_V2_L4_EVENT);
6170 return 0;
6171}
6172
6173static int tg3_ptp_adjfreq(struct ptp_clock_info *ptp, s32 ppb)
6174{
6175 struct tg3 *tp = container_of(ptp, struct tg3, ptp_info);
6176 bool neg_adj = false;
6177 u32 correction = 0;
6178
6179 if (ppb < 0) {
6180 neg_adj = true;
6181 ppb = -ppb;
6182 }
6183
6184 /* Frequency adjustment is performed using hardware with a 24 bit
6185 * accumulator and a programmable correction value. On each clk, the
6186 * correction value gets added to the accumulator and when it
6187 * overflows, the time counter is incremented/decremented.
6188 *
6189 * So conversion from ppb to correction value is
6190 * ppb * (1 << 24) / 1000000000
6191 */
6192 correction = div_u64((u64)ppb * (1 << 24), 1000000000ULL) &
6193 TG3_EAV_REF_CLK_CORRECT_MASK;
6194
6195 tg3_full_lock(tp, 0);
6196
6197 if (correction)
6198 tw32(TG3_EAV_REF_CLK_CORRECT_CTL,
6199 TG3_EAV_REF_CLK_CORRECT_EN |
6200 (neg_adj ? TG3_EAV_REF_CLK_CORRECT_NEG : 0) | correction);
6201 else
6202 tw32(TG3_EAV_REF_CLK_CORRECT_CTL, 0);
6203
6204 tg3_full_unlock(tp);
6205
6206 return 0;
6207}
6208
6209static int tg3_ptp_adjtime(struct ptp_clock_info *ptp, s64 delta)
6210{
6211 struct tg3 *tp = container_of(ptp, struct tg3, ptp_info);
6212
6213 tg3_full_lock(tp, 0);
6214 tp->ptp_adjust += delta;
6215 tg3_full_unlock(tp);
6216
6217 return 0;
6218}
6219
6220static int tg3_ptp_gettime(struct ptp_clock_info *ptp, struct timespec *ts)
6221{
6222 u64 ns;
6223 u32 remainder;
6224 struct tg3 *tp = container_of(ptp, struct tg3, ptp_info);
6225
6226 tg3_full_lock(tp, 0);
6227 ns = tg3_refclk_read(tp);
6228 ns += tp->ptp_adjust;
6229 tg3_full_unlock(tp);
6230
6231 ts->tv_sec = div_u64_rem(ns, 1000000000, &remainder);
6232 ts->tv_nsec = remainder;
6233
6234 return 0;
6235}
6236
6237static int tg3_ptp_settime(struct ptp_clock_info *ptp,
6238 const struct timespec *ts)
6239{
6240 u64 ns;
6241 struct tg3 *tp = container_of(ptp, struct tg3, ptp_info);
6242
6243 ns = timespec_to_ns(ts);
6244
6245 tg3_full_lock(tp, 0);
6246 tg3_refclk_write(tp, ns);
6247 tp->ptp_adjust = 0;
6248 tg3_full_unlock(tp);
6249
6250 return 0;
6251}
6252
6253static int tg3_ptp_enable(struct ptp_clock_info *ptp,
6254 struct ptp_clock_request *rq, int on)
6255{
92e6457d
NS		 6256 struct tg3 *tp = container_of(ptp, struct tg3, ptp_info);
6257 u32 clock_ctl;
6258 int rval = 0;
6259
6260 switch (rq->type) {
6261 case PTP_CLK_REQ_PEROUT:
6262 if (rq->perout.index != 0)
6263 return -EINVAL;
6264
6265 tg3_full_lock(tp, 0);
6266 clock_ctl = tr32(TG3_EAV_REF_CLCK_CTL);
6267 clock_ctl &= ~TG3_EAV_CTL_TSYNC_GPIO_MASK;
6268
6269 if (on) {
6270 u64 nsec;
6271
6272 nsec = rq->perout.start.sec * 1000000000ULL +
6273 rq->perout.start.nsec;
6274
6275 if (rq->perout.period.sec || rq->perout.period.nsec) {
6276 netdev_warn(tp->dev,
6277 "Device supports only a one-shot timesync output, period must be 0\n");
6278 rval = -EINVAL;
6279 goto err_out;
6280 }
6281
6282 if (nsec & (1ULL << 63)) {
6283 netdev_warn(tp->dev,
6284 "Start value (nsec) is over limit. Maximum size of start is only 63 bits\n");
6285 rval = -EINVAL;
6286 goto err_out;
6287 }
6288
6289 tw32(TG3_EAV_WATCHDOG0_LSB, (nsec & 0xffffffff));
6290 tw32(TG3_EAV_WATCHDOG0_MSB,
6291 TG3_EAV_WATCHDOG0_EN |
6292 ((nsec >> 32) & TG3_EAV_WATCHDOG_MSB_MASK));
6293
6294 tw32(TG3_EAV_REF_CLCK_CTL,
6295 clock_ctl | TG3_EAV_CTL_TSYNC_WDOG0);
6296 } else {
6297 tw32(TG3_EAV_WATCHDOG0_MSB, 0);
6298 tw32(TG3_EAV_REF_CLCK_CTL, clock_ctl);
6299 }
6300
6301err_out:
6302 tg3_full_unlock(tp);
6303 return rval;
6304
6305 default:
6306 break;
6307 }
6308
7d41e49a
MC		 6309 return -EOPNOTSUPP;
6310}
6311
6312static const struct ptp_clock_info tg3_ptp_caps = {
6313 .owner = THIS_MODULE,
6314 .name = "tg3 clock",
6315 .max_adj = 250000000,
6316 .n_alarm = 0,
6317 .n_ext_ts = 0,
92e6457d 6318 .n_per_out = 1,
4986b4f0 6319 .n_pins = 0,
7d41e49a
MC		 6320 .pps = 0,
6321 .adjfreq = tg3_ptp_adjfreq,
6322 .adjtime = tg3_ptp_adjtime,
6323 .gettime = tg3_ptp_gettime,
6324 .settime = tg3_ptp_settime,
6325 .enable = tg3_ptp_enable,
6326};
6327
fb4ce8ad
MC		 6328static void tg3_hwclock_to_timestamp(struct tg3 *tp, u64 hwclock,
6329 struct skb_shared_hwtstamps *timestamp)
6330{
6331 memset(timestamp, 0, sizeof(struct skb_shared_hwtstamps));
6332 timestamp->hwtstamp = ns_to_ktime((hwclock & TG3_TSTAMP_MASK) +
6333 tp->ptp_adjust);
6334}
6335
be947307
MC		 6336/* tp->lock must be held */
6337static void tg3_ptp_init(struct tg3 *tp)
6338{
6339 if (!tg3_flag(tp, PTP_CAPABLE))
6340 return;
6341
6342 /* Initialize the hardware clock to the system time. */
6343 tg3_refclk_write(tp, ktime_to_ns(ktime_get_real()));
6344 tp->ptp_adjust = 0;
7d41e49a 6345 tp->ptp_info = tg3_ptp_caps;
be947307
MC		 6346}
6347
6348/* tp->lock must be held */
6349static void tg3_ptp_resume(struct tg3 *tp)
6350{
6351 if (!tg3_flag(tp, PTP_CAPABLE))
6352 return;
6353
6354 tg3_refclk_write(tp, ktime_to_ns(ktime_get_real()) + tp->ptp_adjust);
6355 tp->ptp_adjust = 0;
6356}
6357
6358static void tg3_ptp_fini(struct tg3 *tp)
6359{
6360 if (!tg3_flag(tp, PTP_CAPABLE) || !tp->ptp_clock)
6361 return;
6362
7d41e49a 6363 ptp_clock_unregister(tp->ptp_clock);
be947307
MC		 6364 tp->ptp_clock = NULL;
6365 tp->ptp_adjust = 0;
6366}
6367
66cfd1bd
MC		 6368static inline int tg3_irq_sync(struct tg3 *tp)
6369{
6370 return tp->irq_sync;
6371}
6372
97bd8e49
MC		 6373static inline void tg3_rd32_loop(struct tg3 *tp, u32 *dst, u32 off, u32 len)
6374{
6375 int i;
6376
6377 dst = (u32 *)((u8 *)dst + off);
6378 for (i = 0; i < len; i += sizeof(u32))
6379 *dst++ = tr32(off + i);
6380}
6381
6382static void tg3_dump_legacy_regs(struct tg3 *tp, u32 *regs)
6383{
6384 tg3_rd32_loop(tp, regs, TG3PCI_VENDOR, 0xb0);
6385 tg3_rd32_loop(tp, regs, MAILBOX_INTERRUPT_0, 0x200);
6386 tg3_rd32_loop(tp, regs, MAC_MODE, 0x4f0);
6387 tg3_rd32_loop(tp, regs, SNDDATAI_MODE, 0xe0);
6388 tg3_rd32_loop(tp, regs, SNDDATAC_MODE, 0x04);
6389 tg3_rd32_loop(tp, regs, SNDBDS_MODE, 0x80);
6390 tg3_rd32_loop(tp, regs, SNDBDI_MODE, 0x48);
6391 tg3_rd32_loop(tp, regs, SNDBDC_MODE, 0x04);
6392 tg3_rd32_loop(tp, regs, RCVLPC_MODE, 0x20);
6393 tg3_rd32_loop(tp, regs, RCVLPC_SELLST_BASE, 0x15c);
6394 tg3_rd32_loop(tp, regs, RCVDBDI_MODE, 0x0c);
6395 tg3_rd32_loop(tp, regs, RCVDBDI_JUMBO_BD, 0x3c);
6396 tg3_rd32_loop(tp, regs, RCVDBDI_BD_PROD_IDX_0, 0x44);
6397 tg3_rd32_loop(tp, regs, RCVDCC_MODE, 0x04);
6398 tg3_rd32_loop(tp, regs, RCVBDI_MODE, 0x20);
6399 tg3_rd32_loop(tp, regs, RCVCC_MODE, 0x14);
6400 tg3_rd32_loop(tp, regs, RCVLSC_MODE, 0x08);
6401 tg3_rd32_loop(tp, regs, MBFREE_MODE, 0x08);
6402 tg3_rd32_loop(tp, regs, HOSTCC_MODE, 0x100);
6403
63c3a66f 6404 if (tg3_flag(tp, SUPPORT_MSIX))
97bd8e49
MC		 6405 tg3_rd32_loop(tp, regs, HOSTCC_RXCOL_TICKS_VEC1, 0x180);
6406
6407 tg3_rd32_loop(tp, regs, MEMARB_MODE, 0x10);
6408 tg3_rd32_loop(tp, regs, BUFMGR_MODE, 0x58);
6409 tg3_rd32_loop(tp, regs, RDMAC_MODE, 0x08);
6410 tg3_rd32_loop(tp, regs, WDMAC_MODE, 0x08);
6411 tg3_rd32_loop(tp, regs, RX_CPU_MODE, 0x04);
6412 tg3_rd32_loop(tp, regs, RX_CPU_STATE, 0x04);
6413 tg3_rd32_loop(tp, regs, RX_CPU_PGMCTR, 0x04);
6414 tg3_rd32_loop(tp, regs, RX_CPU_HWBKPT, 0x04);
6415
63c3a66f 6416 if (!tg3_flag(tp, 5705_PLUS)) {
97bd8e49
MC		 6417 tg3_rd32_loop(tp, regs, TX_CPU_MODE, 0x04);
6418 tg3_rd32_loop(tp, regs, TX_CPU_STATE, 0x04);
6419 tg3_rd32_loop(tp, regs, TX_CPU_PGMCTR, 0x04);
6420 }
6421
6422 tg3_rd32_loop(tp, regs, GRCMBOX_INTERRUPT_0, 0x110);
6423 tg3_rd32_loop(tp, regs, FTQ_RESET, 0x120);
6424 tg3_rd32_loop(tp, regs, MSGINT_MODE, 0x0c);
6425 tg3_rd32_loop(tp, regs, DMAC_MODE, 0x04);
6426 tg3_rd32_loop(tp, regs, GRC_MODE, 0x4c);
6427
63c3a66f 6428 if (tg3_flag(tp, NVRAM))
97bd8e49
MC		 6429 tg3_rd32_loop(tp, regs, NVRAM_CMD, 0x24);
6430}
6431
6432static void tg3_dump_state(struct tg3 *tp)
6433{
6434 int i;
6435 u32 *regs;
6436
6437 regs = kzalloc(TG3_REG_BLK_SIZE, GFP_ATOMIC);
b2adaca9 6438 if (!regs)
97bd8e49 6439 return;
97bd8e49 6440
63c3a66f 6441 if (tg3_flag(tp, PCI_EXPRESS)) {
97bd8e49
MC		 6442 /* Read up to but not including private PCI registers */
6443 for (i = 0; i < TG3_PCIE_TLDLPL_PORT; i += sizeof(u32))
6444 regs[i / sizeof(u32)] = tr32(i);
6445 } else
6446 tg3_dump_legacy_regs(tp, regs);
6447
6448 for (i = 0; i < TG3_REG_BLK_SIZE / sizeof(u32); i += 4) {
6449 if (!regs[i + 0] && !regs[i + 1] &&
6450 !regs[i + 2] && !regs[i + 3])
6451 continue;
6452
6453 netdev_err(tp->dev, "0x%08x: 0x%08x, 0x%08x, 0x%08x, 0x%08x\n",
6454 i * 4,
6455 regs[i + 0], regs[i + 1], regs[i + 2], regs[i + 3]);
6456 }
6457
6458 kfree(regs);
6459
6460 for (i = 0; i < tp->irq_cnt; i++) {
6461 struct tg3_napi *tnapi = &tp->napi[i];
6462
6463 /* SW status block */
6464 netdev_err(tp->dev,
6465 "%d: Host status block [%08x:%08x:(%04x:%04x:%04x):(%04x:%04x)]\n",
6466 i,
6467 tnapi->hw_status->status,
6468 tnapi->hw_status->status_tag,
6469 tnapi->hw_status->rx_jumbo_consumer,
6470 tnapi->hw_status->rx_consumer,
6471 tnapi->hw_status->rx_mini_consumer,
6472 tnapi->hw_status->idx[0].rx_producer,
6473 tnapi->hw_status->idx[0].tx_consumer);
6474
6475 netdev_err(tp->dev,
6476 "%d: NAPI info [%08x:%08x:(%04x:%04x:%04x):%04x:(%04x:%04x:%04x:%04x)]\n",
6477 i,
6478 tnapi->last_tag, tnapi->last_irq_tag,
6479 tnapi->tx_prod, tnapi->tx_cons, tnapi->tx_pending,
6480 tnapi->rx_rcb_ptr,
6481 tnapi->prodring.rx_std_prod_idx,
6482 tnapi->prodring.rx_std_cons_idx,
6483 tnapi->prodring.rx_jmb_prod_idx,
6484 tnapi->prodring.rx_jmb_cons_idx);
6485 }
6486}
6487
df3e6548
MC		 6488/* This is called whenever we suspect that the system chipset is re-
6489 * ordering the sequence of MMIO to the tx send mailbox. The symptom
6490 * is bogus tx completions. We try to recover by setting the
6491 * TG3_FLAG_MBOX_WRITE_REORDER flag and resetting the chip later
6492 * in the workqueue.
6493 */
6494static void tg3_tx_recover(struct tg3 *tp)
6495{
63c3a66f 6496 BUG_ON(tg3_flag(tp, MBOX_WRITE_REORDER) ||
df3e6548
MC		 6497 tp->write32_tx_mbox == tg3_write_indirect_mbox);
6498
5129c3a3
MC		 6499 netdev_warn(tp->dev,
6500 "The system may be re-ordering memory-mapped I/O "
6501 "cycles to the network device, attempting to recover. "
6502 "Please report the problem to the driver maintainer "
6503 "and include system chipset information.\n");
df3e6548 6504
63c3a66f 6505 tg3_flag_set(tp, TX_RECOVERY_PENDING);
df3e6548
MC		 6506}
6507
f3f3f27e 6508static inline u32 tg3_tx_avail(struct tg3_napi *tnapi)
1b2a7205 6509{
f65aac16
MC		 6510 /* Tell compiler to fetch tx indices from memory. */
6511 barrier();
f3f3f27e
MC		 6512 return tnapi->tx_pending -
6513 ((tnapi->tx_prod - tnapi->tx_cons) & (TG3_TX_RING_SIZE - 1));
1b2a7205
MC		 6514}
6515
1da177e4
LT		 6516/* Tigon3 never reports partial packet sends. So we do not
6517 * need special logic to handle SKBs that have not had all
6518 * of their frags sent yet, like SunGEM does.
6519 */
17375d25 6520static void tg3_tx(struct tg3_napi *tnapi)
1da177e4 6521{
17375d25 6522 struct tg3 *tp = tnapi->tp;
898a56f8 6523 u32 hw_idx = tnapi->hw_status->idx[0].tx_consumer;
f3f3f27e 6524 u32 sw_idx = tnapi->tx_cons;
fe5f5787
MC		 6525 struct netdev_queue *txq;
6526 int index = tnapi - tp->napi;
298376d3 6527 unsigned int pkts_compl = 0, bytes_compl = 0;
fe5f5787 6528
63c3a66f 6529 if (tg3_flag(tp, ENABLE_TSS))
fe5f5787
MC		 6530 index--;
6531
6532 txq = netdev_get_tx_queue(tp->dev, index);
1da177e4
LT		 6533
6534 while (sw_idx != hw_idx) {
df8944cf 6535 struct tg3_tx_ring_info *ri = &tnapi->tx_buffers[sw_idx];
1da177e4 6536 struct sk_buff *skb = ri->skb;
df3e6548
MC		 6537 int i, tx_bug = 0;
6538
6539 if (unlikely(skb == NULL)) {
6540 tg3_tx_recover(tp);
6541 return;
6542 }
1da177e4 6543
fb4ce8ad
MC		 6544 if (tnapi->tx_ring[sw_idx].len_flags & TXD_FLAG_HWTSTAMP) {
6545 struct skb_shared_hwtstamps timestamp;
6546 u64 hwclock = tr32(TG3_TX_TSTAMP_LSB);
6547 hwclock |= (u64)tr32(TG3_TX_TSTAMP_MSB) << 32;
6548
6549 tg3_hwclock_to_timestamp(tp, hwclock, &timestamp);
6550
6551 skb_tstamp_tx(skb, &timestamp);
6552 }
6553
f4188d8a 6554 pci_unmap_single(tp->pdev,
4e5e4f0d 6555 dma_unmap_addr(ri, mapping),
f4188d8a
AD		 6556 skb_headlen(skb),
6557 PCI_DMA_TODEVICE);
1da177e4
LT		 6558
6559 ri->skb = NULL;
6560
e01ee14d
MC		 6561 while (ri->fragmented) {
6562 ri->fragmented = false;
6563 sw_idx = NEXT_TX(sw_idx);
6564 ri = &tnapi->tx_buffers[sw_idx];
6565 }
6566
1da177e4
LT		 6567 sw_idx = NEXT_TX(sw_idx);
6568
6569 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
f3f3f27e 6570 ri = &tnapi->tx_buffers[sw_idx];
df3e6548
MC		 6571 if (unlikely(ri->skb != NULL || sw_idx == hw_idx))
6572 tx_bug = 1;
f4188d8a
AD		 6573
6574 pci_unmap_page(tp->pdev,
4e5e4f0d 6575 dma_unmap_addr(ri, mapping),
9e903e08 6576 skb_frag_size(&skb_shinfo(skb)->frags[i]),
f4188d8a 6577 PCI_DMA_TODEVICE);
e01ee14d
MC		 6578
6579 while (ri->fragmented) {
6580 ri->fragmented = false;
6581 sw_idx = NEXT_TX(sw_idx);
6582 ri = &tnapi->tx_buffers[sw_idx];
6583 }
6584
1da177e4
LT		 6585 sw_idx = NEXT_TX(sw_idx);
6586 }
6587
298376d3
TH		 6588 pkts_compl++;
6589 bytes_compl += skb->len;
6590
497a27b9 6591 dev_kfree_skb_any(skb);
df3e6548
MC		 6592
6593 if (unlikely(tx_bug)) {
6594 tg3_tx_recover(tp);
6595 return;
6596 }
1da177e4
LT		 6597 }
6598
5cb917bc 6599 netdev_tx_completed_queue(txq, pkts_compl, bytes_compl);
298376d3 6600
f3f3f27e 6601 tnapi->tx_cons = sw_idx;
1da177e4 6602
1b2a7205
MC		 6603 /* Need to make the tx_cons update visible to tg3_start_xmit()
6604 * before checking for netif_queue_stopped(). Without the
6605 * memory barrier, there is a small possibility that tg3_start_xmit()
6606 * will miss it and cause the queue to be stopped forever.
6607 */
6608 smp_mb();
6609
fe5f5787 6610 if (unlikely(netif_tx_queue_stopped(txq) &&
f3f3f27e 6611 (tg3_tx_avail(tnapi) > TG3_TX_WAKEUP_THRESH(tnapi)))) {
fe5f5787
MC		 6612 __netif_tx_lock(txq, smp_processor_id());
6613 if (netif_tx_queue_stopped(txq) &&
f3f3f27e 6614 (tg3_tx_avail(tnapi) > TG3_TX_WAKEUP_THRESH(tnapi)))
fe5f5787
MC		 6615 netif_tx_wake_queue(txq);
6616 __netif_tx_unlock(txq);
51b91468 6617 }
1da177e4
LT		 6618}
6619
8d4057a9
ED		 6620static void tg3_frag_free(bool is_frag, void *data)
6621{
6622 if (is_frag)
6623 put_page(virt_to_head_page(data));
6624 else
6625 kfree(data);
6626}
6627
9205fd9c 6628static void tg3_rx_data_free(struct tg3 *tp, struct ring_info *ri, u32 map_sz)
2b2cdb65 6629{
8d4057a9
ED		 6630 unsigned int skb_size = SKB_DATA_ALIGN(map_sz + TG3_RX_OFFSET(tp)) +
6631 SKB_DATA_ALIGN(sizeof(struct skb_shared_info));
6632
9205fd9c 6633 if (!ri->data)
2b2cdb65
MC		 6634 return;
6635
4e5e4f0d 6636 pci_unmap_single(tp->pdev, dma_unmap_addr(ri, mapping),
2b2cdb65 6637 map_sz, PCI_DMA_FROMDEVICE);
a1e8b307 6638 tg3_frag_free(skb_size <= PAGE_SIZE, ri->data);
9205fd9c 6639 ri->data = NULL;
2b2cdb65
MC		 6640}
6641
8d4057a9 6642
1da177e4
LT		 6643/* Returns size of skb allocated or < 0 on error.
6644 *
6645 * We only need to fill in the address because the other members
6646 * of the RX descriptor are invariant, see tg3_init_rings.
6647 *
6648 * Note the purposeful assymetry of cpu vs. chip accesses. For
6649 * posting buffers we only dirty the first cache line of the RX
6650 * descriptor (containing the address). Whereas for the RX status
6651 * buffers the cpu only reads the last cacheline of the RX descriptor
6652 * (to fetch the error flags, vlan tag, checksum, and opaque cookie).
6653 */
9205fd9c 6654static int tg3_alloc_rx_data(struct tg3 *tp, struct tg3_rx_prodring_set *tpr,
8d4057a9
ED		 6655 u32 opaque_key, u32 dest_idx_unmasked,
6656 unsigned int *frag_size)
1da177e4
LT		 6657{
6658 struct tg3_rx_buffer_desc *desc;
f94e290e 6659 struct ring_info *map;
9205fd9c 6660 u8 *data;
1da177e4 6661 dma_addr_t mapping;
9205fd9c 6662 int skb_size, data_size, dest_idx;
1da177e4 6663
1da177e4
LT		 6664 switch (opaque_key) {
6665 case RXD_OPAQUE_RING_STD:
2c49a44d 6666 dest_idx = dest_idx_unmasked & tp->rx_std_ring_mask;
21f581a5
MC		 6667 desc = &tpr->rx_std[dest_idx];
6668 map = &tpr->rx_std_buffers[dest_idx];
9205fd9c 6669 data_size = tp->rx_pkt_map_sz;
1da177e4
LT		 6670 break;
6671
6672 case RXD_OPAQUE_RING_JUMBO:
2c49a44d 6673 dest_idx = dest_idx_unmasked & tp->rx_jmb_ring_mask;
79ed5ac7 6674 desc = &tpr->rx_jmb[dest_idx].std;
21f581a5 6675 map = &tpr->rx_jmb_buffers[dest_idx];
9205fd9c 6676 data_size = TG3_RX_JMB_MAP_SZ;
1da177e4
LT		 6677 break;
6678
6679 default:
6680 return -EINVAL;
855e1111 6681 }
1da177e4
LT		 6682
6683 /* Do not overwrite any of the map or rp information
6684 * until we are sure we can commit to a new buffer.
6685 *
6686 * Callers depend upon this behavior and assume that
6687 * we leave everything unchanged if we fail.
6688 */
9205fd9c
ED		 6689 skb_size = SKB_DATA_ALIGN(data_size + TG3_RX_OFFSET(tp)) +
6690 SKB_DATA_ALIGN(sizeof(struct skb_shared_info));
a1e8b307
ED		 6691 if (skb_size <= PAGE_SIZE) {
6692 data = netdev_alloc_frag(skb_size);
6693 *frag_size = skb_size;
8d4057a9
ED		 6694 } else {
6695 data = kmalloc(skb_size, GFP_ATOMIC);
6696 *frag_size = 0;
6697 }
9205fd9c 6698 if (!data)
1da177e4
LT		 6699 return -ENOMEM;
6700
9205fd9c
ED		 6701 mapping = pci_map_single(tp->pdev,
6702 data + TG3_RX_OFFSET(tp),
6703 data_size,
1da177e4 6704 PCI_DMA_FROMDEVICE);
8d4057a9 6705 if (unlikely(pci_dma_mapping_error(tp->pdev, mapping))) {
a1e8b307 6706 tg3_frag_free(skb_size <= PAGE_SIZE, data);
a21771dd
MC		 6707 return -EIO;
6708 }
1da177e4 6709
9205fd9c 6710 map->data = data;
4e5e4f0d 6711 dma_unmap_addr_set(map, mapping, mapping);
1da177e4 6712
1da177e4
LT		 6713 desc->addr_hi = ((u64)mapping >> 32);
6714 desc->addr_lo = ((u64)mapping & 0xffffffff);
6715
9205fd9c 6716 return data_size;
1da177e4
LT		 6717}
6718
6719/* We only need to move over in the address because the other
6720 * members of the RX descriptor are invariant. See notes above
9205fd9c 6721 * tg3_alloc_rx_data for full details.
1da177e4 6722 */
a3896167
MC		 6723static void tg3_recycle_rx(struct tg3_napi *tnapi,
6724 struct tg3_rx_prodring_set *dpr,
6725 u32 opaque_key, int src_idx,
6726 u32 dest_idx_unmasked)
1da177e4 6727{
17375d25 6728 struct tg3 *tp = tnapi->tp;
1da177e4
LT		 6729 struct tg3_rx_buffer_desc *src_desc, *dest_desc;
6730 struct ring_info *src_map, *dest_map;
8fea32b9 6731 struct tg3_rx_prodring_set *spr = &tp->napi[0].prodring;
c6cdf436 6732 int dest_idx;
1da177e4
LT		 6733
6734 switch (opaque_key) {
6735 case RXD_OPAQUE_RING_STD:
2c49a44d 6736 dest_idx = dest_idx_unmasked & tp->rx_std_ring_mask;
a3896167
MC		 6737 dest_desc = &dpr->rx_std[dest_idx];
6738 dest_map = &dpr->rx_std_buffers[dest_idx];
6739 src_desc = &spr->rx_std[src_idx];
6740 src_map = &spr->rx_std_buffers[src_idx];
1da177e4
LT		 6741 break;
6742
6743 case RXD_OPAQUE_RING_JUMBO:
2c49a44d 6744 dest_idx = dest_idx_unmasked & tp->rx_jmb_ring_mask;
a3896167
MC		 6745 dest_desc = &dpr->rx_jmb[dest_idx].std;
6746 dest_map = &dpr->rx_jmb_buffers[dest_idx];
6747 src_desc = &spr->rx_jmb[src_idx].std;
6748 src_map = &spr->rx_jmb_buffers[src_idx];
1da177e4
LT		 6749 break;
6750
6751 default:
6752 return;
855e1111 6753 }
1da177e4 6754
9205fd9c 6755 dest_map->data = src_map->data;
4e5e4f0d
FT		 6756 dma_unmap_addr_set(dest_map, mapping,
6757 dma_unmap_addr(src_map, mapping));
1da177e4
LT		 6758 dest_desc->addr_hi = src_desc->addr_hi;
6759 dest_desc->addr_lo = src_desc->addr_lo;
e92967bf
MC		 6760
6761 /* Ensure that the update to the skb happens after the physical
6762 * addresses have been transferred to the new BD location.
6763 */
6764 smp_wmb();
6765
9205fd9c 6766 src_map->data = NULL;
1da177e4
LT		 6767}
6768
1da177e4
LT		 6769/* The RX ring scheme is composed of multiple rings which post fresh
6770 * buffers to the chip, and one special ring the chip uses to report
6771 * status back to the host.
6772 *
6773 * The special ring reports the status of received packets to the
6774 * host. The chip does not write into the original descriptor the
6775 * RX buffer was obtained from. The chip simply takes the original
6776 * descriptor as provided by the host, updates the status and length
6777 * field, then writes this into the next status ring entry.
6778 *
6779 * Each ring the host uses to post buffers to the chip is described
6780 * by a TG3_BDINFO entry in the chips SRAM area. When a packet arrives,
6781 * it is first placed into the on-chip ram. When the packet's length
6782 * is known, it walks down the TG3_BDINFO entries to select the ring.
6783 * Each TG3_BDINFO specifies a MAXLEN field and the first TG3_BDINFO
6784 * which is within the range of the new packet's length is chosen.
6785 *
6786 * The "separate ring for rx status" scheme may sound queer, but it makes
6787 * sense from a cache coherency perspective. If only the host writes
6788 * to the buffer post rings, and only the chip writes to the rx status
6789 * rings, then cache lines never move beyond shared-modified state.
6790 * If both the host and chip were to write into the same ring, cache line
6791 * eviction could occur since both entities want it in an exclusive state.
6792 */
17375d25 6793static int tg3_rx(struct tg3_napi *tnapi, int budget)
1da177e4 6794{
17375d25 6795 struct tg3 *tp = tnapi->tp;
f92905de 6796 u32 work_mask, rx_std_posted = 0;
4361935a 6797 u32 std_prod_idx, jmb_prod_idx;
72334482 6798 u32 sw_idx = tnapi->rx_rcb_ptr;
483ba50b 6799 u16 hw_idx;
1da177e4 6800 int received;
8fea32b9 6801 struct tg3_rx_prodring_set *tpr = &tnapi->prodring;
1da177e4 6802
8d9d7cfc 6803 hw_idx = *(tnapi->rx_rcb_prod_idx);
1da177e4
LT		 6804 /*
6805 * We need to order the read of hw_idx and the read of
6806 * the opaque cookie.
6807 */
6808 rmb();
1da177e4
LT		 6809 work_mask = 0;
6810 received = 0;
4361935a
MC		 6811 std_prod_idx = tpr->rx_std_prod_idx;
6812 jmb_prod_idx = tpr->rx_jmb_prod_idx;
1da177e4 6813 while (sw_idx != hw_idx && budget > 0) {
afc081f8 6814 struct ring_info *ri;
72334482 6815 struct tg3_rx_buffer_desc *desc = &tnapi->rx_rcb[sw_idx];
1da177e4
LT		 6816 unsigned int len;
6817 struct sk_buff *skb;
6818 dma_addr_t dma_addr;
6819 u32 opaque_key, desc_idx, *post_ptr;
9205fd9c 6820 u8 *data;
fb4ce8ad 6821 u64 tstamp = 0;
1da177e4
LT		 6822
6823 desc_idx = desc->opaque & RXD_OPAQUE_INDEX_MASK;
6824 opaque_key = desc->opaque & RXD_OPAQUE_RING_MASK;
6825 if (opaque_key == RXD_OPAQUE_RING_STD) {
8fea32b9 6826 ri = &tp->napi[0].prodring.rx_std_buffers[desc_idx];
4e5e4f0d 6827 dma_addr = dma_unmap_addr(ri, mapping);
9205fd9c 6828 data = ri->data;
4361935a 6829 post_ptr = &std_prod_idx;
f92905de 6830 rx_std_posted++;
1da177e4 6831 } else if (opaque_key == RXD_OPAQUE_RING_JUMBO) {
8fea32b9 6832 ri = &tp->napi[0].prodring.rx_jmb_buffers[desc_idx];
4e5e4f0d 6833 dma_addr = dma_unmap_addr(ri, mapping);
9205fd9c 6834 data = ri->data;
4361935a 6835 post_ptr = &jmb_prod_idx;
21f581a5 6836 } else
1da177e4 6837 goto next_pkt_nopost;
1da177e4
LT		 6838
6839 work_mask |= opaque_key;
6840
d7b95315 6841 if (desc->err_vlan & RXD_ERR_MASK) {
1da177e4 6842 drop_it:
a3896167 6843 tg3_recycle_rx(tnapi, tpr, opaque_key,
1da177e4
LT		 6844 desc_idx, *post_ptr);
6845 drop_it_no_recycle:
6846 /* Other statistics kept track of by card. */
b0057c51 6847 tp->rx_dropped++;
1da177e4
LT		 6848 goto next_pkt;
6849 }
6850
9205fd9c 6851 prefetch(data + TG3_RX_OFFSET(tp));
ad829268
MC		 6852 len = ((desc->idx_len & RXD_LEN_MASK) >> RXD_LEN_SHIFT) -
6853 ETH_FCS_LEN;
1da177e4 6854
fb4ce8ad
MC		 6855 if ((desc->type_flags & RXD_FLAG_PTPSTAT_MASK) ==
6856 RXD_FLAG_PTPSTAT_PTPV1 ||
6857 (desc->type_flags & RXD_FLAG_PTPSTAT_MASK) ==
6858 RXD_FLAG_PTPSTAT_PTPV2) {
6859 tstamp = tr32(TG3_RX_TSTAMP_LSB);
6860 tstamp |= (u64)tr32(TG3_RX_TSTAMP_MSB) << 32;
6861 }
6862
d2757fc4 6863 if (len > TG3_RX_COPY_THRESH(tp)) {
1da177e4 6864 int skb_size;
8d4057a9 6865 unsigned int frag_size;
1da177e4 6866
9205fd9c 6867 skb_size = tg3_alloc_rx_data(tp, tpr, opaque_key,
8d4057a9 6868 *post_ptr, &frag_size);
1da177e4
LT		 6869 if (skb_size < 0)
6870 goto drop_it;
6871
287be12e 6872 pci_unmap_single(tp->pdev, dma_addr, skb_size,
1da177e4
LT		 6873 PCI_DMA_FROMDEVICE);
6874
9205fd9c 6875 /* Ensure that the update to the data happens
61e800cf
MC		 6876 * after the usage of the old DMA mapping.
6877 */
6878 smp_wmb();
6879
9205fd9c 6880 ri->data = NULL;
61e800cf 6881
85aec73d
IV		 6882 skb = build_skb(data, frag_size);
6883 if (!skb) {
6884 tg3_frag_free(frag_size != 0, data);
6885 goto drop_it_no_recycle;
6886 }
6887 skb_reserve(skb, TG3_RX_OFFSET(tp));
1da177e4 6888 } else {
a3896167 6889 tg3_recycle_rx(tnapi, tpr, opaque_key,
1da177e4
LT		 6890 desc_idx, *post_ptr);
6891
9205fd9c
ED		 6892 skb = netdev_alloc_skb(tp->dev,
6893 len + TG3_RAW_IP_ALIGN);
6894 if (skb == NULL)
1da177e4
LT		 6895 goto drop_it_no_recycle;
6896
9205fd9c 6897 skb_reserve(skb, TG3_RAW_IP_ALIGN);
1da177e4 6898 pci_dma_sync_single_for_cpu(tp->pdev, dma_addr, len, PCI_DMA_FROMDEVICE);
9205fd9c
ED		 6899 memcpy(skb->data,
6900 data + TG3_RX_OFFSET(tp),
6901 len);
1da177e4 6902 pci_dma_sync_single_for_device(tp->pdev, dma_addr, len, PCI_DMA_FROMDEVICE);
1da177e4
LT		 6903 }
6904
9205fd9c 6905 skb_put(skb, len);
fb4ce8ad
MC		 6906 if (tstamp)
6907 tg3_hwclock_to_timestamp(tp, tstamp,
6908 skb_hwtstamps(skb));
6909
dc668910 6910 if ((tp->dev->features & NETIF_F_RXCSUM) &&
1da177e4
LT		 6911 (desc->type_flags & RXD_FLAG_TCPUDP_CSUM) &&
6912 (((desc->ip_tcp_csum & RXD_TCPCSUM_MASK)
6913 >> RXD_TCPCSUM_SHIFT) == 0xffff))
6914 skb->ip_summed = CHECKSUM_UNNECESSARY;
6915 else
bc8acf2c 6916 skb_checksum_none_assert(skb);
1da177e4
LT		 6917
6918 skb->protocol = eth_type_trans(skb, tp->dev);
f7b493e0
MC		 6919
6920 if (len > (tp->dev->mtu + ETH_HLEN) &&
6921 skb->protocol != htons(ETH_P_8021Q)) {
497a27b9 6922 dev_kfree_skb_any(skb);
b0057c51 6923 goto drop_it_no_recycle;
f7b493e0
MC		 6924 }
6925
9dc7a113 6926 if (desc->type_flags & RXD_FLAG_VLAN &&
bf933c80 6927 !(tp->rx_mode & RX_MODE_KEEP_VLAN_TAG))
86a9bad3 6928 __vlan_hwaccel_put_tag(skb, htons(ETH_P_8021Q),
bf933c80 6929 desc->err_vlan & RXD_VLAN_MASK);
9dc7a113 6930
bf933c80 6931 napi_gro_receive(&tnapi->napi, skb);
1da177e4 6932
1da177e4
LT		 6933 received++;
6934 budget--;
6935
6936next_pkt:
6937 (*post_ptr)++;
f92905de
MC		 6938
6939 if (unlikely(rx_std_posted >= tp->rx_std_max_post)) {
2c49a44d
MC		 6940 tpr->rx_std_prod_idx = std_prod_idx &
6941 tp->rx_std_ring_mask;
86cfe4ff
MC		 6942 tw32_rx_mbox(TG3_RX_STD_PROD_IDX_REG,
6943 tpr->rx_std_prod_idx);
f92905de
MC		 6944 work_mask &= ~RXD_OPAQUE_RING_STD;
6945 rx_std_posted = 0;
6946 }
1da177e4 6947next_pkt_nopost:
483ba50b 6948 sw_idx++;
7cb32cf2 6949 sw_idx &= tp->rx_ret_ring_mask;
52f6d697
MC		 6950
6951 /* Refresh hw_idx to see if there is new work */
6952 if (sw_idx == hw_idx) {
8d9d7cfc 6953 hw_idx = *(tnapi->rx_rcb_prod_idx);
52f6d697
MC		 6954 rmb();
6955 }
1da177e4
LT		 6956 }
6957
6958 /* ACK the status ring. */
72334482
MC		 6959 tnapi->rx_rcb_ptr = sw_idx;
6960 tw32_rx_mbox(tnapi->consmbox, sw_idx);
1da177e4
LT		 6961
6962 /* Refill RX ring(s). */
63c3a66f 6963 if (!tg3_flag(tp, ENABLE_RSS)) {
6541b806
MC		 6964 /* Sync BD data before updating mailbox */
6965 wmb();
6966
b196c7e4 6967 if (work_mask & RXD_OPAQUE_RING_STD) {
2c49a44d
MC		 6968 tpr->rx_std_prod_idx = std_prod_idx &
6969 tp->rx_std_ring_mask;
b196c7e4
MC		 6970 tw32_rx_mbox(TG3_RX_STD_PROD_IDX_REG,
6971 tpr->rx_std_prod_idx);
6972 }
6973 if (work_mask & RXD_OPAQUE_RING_JUMBO) {
2c49a44d
MC		 6974 tpr->rx_jmb_prod_idx = jmb_prod_idx &
6975 tp->rx_jmb_ring_mask;
b196c7e4
MC		 6976 tw32_rx_mbox(TG3_RX_JMB_PROD_IDX_REG,
6977 tpr->rx_jmb_prod_idx);
6978 }
6979 mmiowb();
6980 } else if (work_mask) {
6981 /* rx_std_buffers[] and rx_jmb_buffers[] entries must be
6982 * updated before the producer indices can be updated.
6983 */
6984 smp_wmb();
6985
2c49a44d
MC		 6986 tpr->rx_std_prod_idx = std_prod_idx & tp->rx_std_ring_mask;
6987 tpr->rx_jmb_prod_idx = jmb_prod_idx & tp->rx_jmb_ring_mask;
b196c7e4 6988
7ae52890
MC		 6989 if (tnapi != &tp->napi[1]) {
6990 tp->rx_refill = true;
e4af1af9 6991 napi_schedule(&tp->napi[1].napi);
7ae52890 6992 }
1da177e4 6993 }
1da177e4
LT		 6994
6995 return received;
6996}
6997
35f2d7d0 6998static void tg3_poll_link(struct tg3 *tp)
1da177e4 6999{
1da177e4 7000 /* handle link change and other phy events */
63c3a66f 7001 if (!(tg3_flag(tp, USE_LINKCHG_REG) || tg3_flag(tp, POLL_SERDES))) {
35f2d7d0
MC		 7002 struct tg3_hw_status *sblk = tp->napi[0].hw_status;
7003
1da177e4
LT		 7004 if (sblk->status & SD_STATUS_LINK_CHG) {
7005 sblk->status = SD_STATUS_UPDATED |
35f2d7d0 7006 (sblk->status & ~SD_STATUS_LINK_CHG);
f47c11ee 7007 spin_lock(&tp->lock);
63c3a66f 7008 if (tg3_flag(tp, USE_PHYLIB)) {
dd477003
MC		 7009 tw32_f(MAC_STATUS,
7010 (MAC_STATUS_SYNC_CHANGED |
7011 MAC_STATUS_CFG_CHANGED |
7012 MAC_STATUS_MI_COMPLETION |
7013 MAC_STATUS_LNKSTATE_CHANGED));
7014 udelay(40);
7015 } else
953c96e0 7016 tg3_setup_phy(tp, false);
f47c11ee 7017 spin_unlock(&tp->lock);
1da177e4
LT		 7018 }
7019 }
35f2d7d0
MC		 7020}
7021
f89f38b8
MC		 7022static int tg3_rx_prodring_xfer(struct tg3 *tp,
7023 struct tg3_rx_prodring_set *dpr,
7024 struct tg3_rx_prodring_set *spr)
b196c7e4
MC		 7025{
7026 u32 si, di, cpycnt, src_prod_idx;
f89f38b8 7027 int i, err = 0;
b196c7e4
MC		 7028
7029 while (1) {
7030 src_prod_idx = spr->rx_std_prod_idx;
7031
7032 /* Make sure updates to the rx_std_buffers[] entries and the
7033 * standard producer index are seen in the correct order.
7034 */
7035 smp_rmb();
7036
7037 if (spr->rx_std_cons_idx == src_prod_idx)
7038 break;
7039
7040 if (spr->rx_std_cons_idx < src_prod_idx)
7041 cpycnt = src_prod_idx - spr->rx_std_cons_idx;
7042 else
2c49a44d
MC		 7043 cpycnt = tp->rx_std_ring_mask + 1 -
7044 spr->rx_std_cons_idx;
b196c7e4 7045
2c49a44d
MC		 7046 cpycnt = min(cpycnt,
7047 tp->rx_std_ring_mask + 1 - dpr->rx_std_prod_idx);
b196c7e4
MC		 7048
7049 si = spr->rx_std_cons_idx;
7050 di = dpr->rx_std_prod_idx;
7051
e92967bf 7052 for (i = di; i < di + cpycnt; i++) {
9205fd9c 7053 if (dpr->rx_std_buffers[i].data) {
e92967bf 7054 cpycnt = i - di;
f89f38b8 7055 err = -ENOSPC;
e92967bf
MC		 7056 break;
7057 }
7058 }
7059
7060 if (!cpycnt)
7061 break;
7062
7063 /* Ensure that updates to the rx_std_buffers ring and the
7064 * shadowed hardware producer ring from tg3_recycle_skb() are
7065 * ordered correctly WRT the skb check above.
7066 */
7067 smp_rmb();
7068
b196c7e4
MC		 7069 memcpy(&dpr->rx_std_buffers[di],
7070 &spr->rx_std_buffers[si],
7071 cpycnt * sizeof(struct ring_info));
7072
7073 for (i = 0; i < cpycnt; i++, di++, si++) {
7074 struct tg3_rx_buffer_desc *sbd, *dbd;
7075 sbd = &spr->rx_std[si];
7076 dbd = &dpr->rx_std[di];
7077 dbd->addr_hi = sbd->addr_hi;
7078 dbd->addr_lo = sbd->addr_lo;
7079 }
7080
2c49a44d
MC		 7081 spr->rx_std_cons_idx = (spr->rx_std_cons_idx + cpycnt) &
7082 tp->rx_std_ring_mask;
7083 dpr->rx_std_prod_idx = (dpr->rx_std_prod_idx + cpycnt) &
7084 tp->rx_std_ring_mask;
b196c7e4
MC		 7085 }
7086
7087 while (1) {
7088 src_prod_idx = spr->rx_jmb_prod_idx;
7089
7090 /* Make sure updates to the rx_jmb_buffers[] entries and
7091 * the jumbo producer index are seen in the correct order.
7092 */
7093 smp_rmb();
7094
7095 if (spr->rx_jmb_cons_idx == src_prod_idx)
7096 break;
7097
7098 if (spr->rx_jmb_cons_idx < src_prod_idx)
7099 cpycnt = src_prod_idx - spr->rx_jmb_cons_idx;
7100 else
2c49a44d
MC		 7101 cpycnt = tp->rx_jmb_ring_mask + 1 -
7102 spr->rx_jmb_cons_idx;
b196c7e4
MC		 7103
7104 cpycnt = min(cpycnt,
2c49a44d 7105 tp->rx_jmb_ring_mask + 1 - dpr->rx_jmb_prod_idx);
b196c7e4
MC		 7106
7107 si = spr->rx_jmb_cons_idx;
7108 di = dpr->rx_jmb_prod_idx;
7109
e92967bf 7110 for (i = di; i < di + cpycnt; i++) {
9205fd9c 7111 if (dpr->rx_jmb_buffers[i].data) {
e92967bf 7112 cpycnt = i - di;
f89f38b8 7113 err = -ENOSPC;
e92967bf
MC		 7114 break;
7115 }
7116 }
7117
7118 if (!cpycnt)
7119 break;
7120
7121 /* Ensure that updates to the rx_jmb_buffers ring and the
7122 * shadowed hardware producer ring from tg3_recycle_skb() are
7123 * ordered correctly WRT the skb check above.
7124 */
7125 smp_rmb();
7126
b196c7e4
MC		 7127 memcpy(&dpr->rx_jmb_buffers[di],
7128 &spr->rx_jmb_buffers[si],
7129 cpycnt * sizeof(struct ring_info));
7130
7131 for (i = 0; i < cpycnt; i++, di++, si++) {
7132 struct tg3_rx_buffer_desc *sbd, *dbd;
7133 sbd = &spr->rx_jmb[si].std;
7134 dbd = &dpr->rx_jmb[di].std;
7135 dbd->addr_hi = sbd->addr_hi;
7136 dbd->addr_lo = sbd->addr_lo;
7137 }
7138
2c49a44d
MC		 7139 spr->rx_jmb_cons_idx = (spr->rx_jmb_cons_idx + cpycnt) &
7140 tp->rx_jmb_ring_mask;
7141 dpr->rx_jmb_prod_idx = (dpr->rx_jmb_prod_idx + cpycnt) &
7142 tp->rx_jmb_ring_mask;
b196c7e4 7143 }
f89f38b8
MC		 7144
7145 return err;
b196c7e4
MC		 7146}
7147
35f2d7d0
MC		 7148static int tg3_poll_work(struct tg3_napi *tnapi, int work_done, int budget)
7149{
7150 struct tg3 *tp = tnapi->tp;
1da177e4
LT		 7151
7152 /* run TX completion thread */
f3f3f27e 7153 if (tnapi->hw_status->idx[0].tx_consumer != tnapi->tx_cons) {
17375d25 7154 tg3_tx(tnapi);
63c3a66f 7155 if (unlikely(tg3_flag(tp, TX_RECOVERY_PENDING)))
4fd7ab59 7156 return work_done;
1da177e4
LT		 7157 }
7158
f891ea16
MC		 7159 if (!tnapi->rx_rcb_prod_idx)
7160 return work_done;
7161
1da177e4
LT		 7162 /* run RX thread, within the bounds set by NAPI.
7163 * All RX "locking" is done by ensuring outside
bea3348e 7164 * code synchronizes with tg3->napi.poll()
1da177e4 7165 */
8d9d7cfc 7166 if (*(tnapi->rx_rcb_prod_idx) != tnapi->rx_rcb_ptr)
17375d25 7167 work_done += tg3_rx(tnapi, budget - work_done);
1da177e4 7168
63c3a66f 7169 if (tg3_flag(tp, ENABLE_RSS) && tnapi == &tp->napi[1]) {
8fea32b9 7170 struct tg3_rx_prodring_set *dpr = &tp->napi[0].prodring;
f89f38b8 7171 int i, err = 0;
e4af1af9
MC		 7172 u32 std_prod_idx = dpr->rx_std_prod_idx;
7173 u32 jmb_prod_idx = dpr->rx_jmb_prod_idx;
b196c7e4 7174
7ae52890 7175 tp->rx_refill = false;
9102426a 7176 for (i = 1; i <= tp->rxq_cnt; i++)
f89f38b8 7177 err |= tg3_rx_prodring_xfer(tp, dpr,
8fea32b9 7178 &tp->napi[i].prodring);
b196c7e4
MC		 7179
7180 wmb();
7181
e4af1af9
MC		 7182 if (std_prod_idx != dpr->rx_std_prod_idx)
7183 tw32_rx_mbox(TG3_RX_STD_PROD_IDX_REG,
7184 dpr->rx_std_prod_idx);
b196c7e4 7185
e4af1af9
MC		 7186 if (jmb_prod_idx != dpr->rx_jmb_prod_idx)
7187 tw32_rx_mbox(TG3_RX_JMB_PROD_IDX_REG,
7188 dpr->rx_jmb_prod_idx);
b196c7e4
MC		 7189
7190 mmiowb();
f89f38b8
MC		 7191
7192 if (err)
7193 tw32_f(HOSTCC_MODE, tp->coal_now);
b196c7e4
MC		 7194 }
7195
6f535763
DM		 7196 return work_done;
7197}
7198
db219973
MC		 7199static inline void tg3_reset_task_schedule(struct tg3 *tp)
7200{
7201 if (!test_and_set_bit(TG3_FLAG_RESET_TASK_PENDING, tp->tg3_flags))
7202 schedule_work(&tp->reset_task);
7203}
7204
7205static inline void tg3_reset_task_cancel(struct tg3 *tp)
7206{
7207 cancel_work_sync(&tp->reset_task);
7208 tg3_flag_clear(tp, RESET_TASK_PENDING);
c7101359 7209 tg3_flag_clear(tp, TX_RECOVERY_PENDING);
db219973
MC		 7210}
7211
35f2d7d0
MC		 7212static int tg3_poll_msix(struct napi_struct *napi, int budget)
7213{
7214 struct tg3_napi *tnapi = container_of(napi, struct tg3_napi, napi);
7215 struct tg3 *tp = tnapi->tp;
7216 int work_done = 0;
7217 struct tg3_hw_status *sblk = tnapi->hw_status;
7218
7219 while (1) {
7220 work_done = tg3_poll_work(tnapi, work_done, budget);
7221
63c3a66f 7222 if (unlikely(tg3_flag(tp, TX_RECOVERY_PENDING)))
35f2d7d0
MC		 7223 goto tx_recovery;
7224
7225 if (unlikely(work_done >= budget))
7226 break;
7227
c6cdf436 7228 /* tp->last_tag is used in tg3_int_reenable() below
35f2d7d0
MC		 7229 * to tell the hw how much work has been processed,
7230 * so we must read it before checking for more work.
7231 */
7232 tnapi->last_tag = sblk->status_tag;
7233 tnapi->last_irq_tag = tnapi->last_tag;
7234 rmb();
7235
7236 /* check for RX/TX work to do */
6d40db7b
MC		 7237 if (likely(sblk->idx[0].tx_consumer == tnapi->tx_cons &&
7238 *(tnapi->rx_rcb_prod_idx) == tnapi->rx_rcb_ptr)) {
7ae52890
MC		 7239
7240 /* This test here is not race free, but will reduce
7241 * the number of interrupts by looping again.
7242 */
7243 if (tnapi == &tp->napi[1] && tp->rx_refill)
7244 continue;
7245
35f2d7d0
MC		 7246 napi_complete(napi);
7247 /* Reenable interrupts. */
7248 tw32_mailbox(tnapi->int_mbox, tnapi->last_tag << 24);
7ae52890
MC		 7249
7250 /* This test here is synchronized by napi_schedule()
7251 * and napi_complete() to close the race condition.
7252 */
7253 if (unlikely(tnapi == &tp->napi[1] && tp->rx_refill)) {
7254 tw32(HOSTCC_MODE, tp->coalesce_mode |
7255 HOSTCC_MODE_ENABLE |
7256 tnapi->coal_now);
7257 }
35f2d7d0
MC		 7258 mmiowb();
7259 break;
7260 }
7261 }
7262
7263 return work_done;
7264
7265tx_recovery:
7266 /* work_done is guaranteed to be less than budget. */
7267 napi_complete(napi);
db219973 7268 tg3_reset_task_schedule(tp);
35f2d7d0
MC		 7269 return work_done;
7270}
7271
e64de4e6
MC		 7272static void tg3_process_error(struct tg3 *tp)
7273{
7274 u32 val;
7275 bool real_error = false;
7276
63c3a66f 7277 if (tg3_flag(tp, ERROR_PROCESSED))
e64de4e6
MC		 7278 return;
7279
7280 /* Check Flow Attention register */
7281 val = tr32(HOSTCC_FLOW_ATTN);
7282 if (val & ~HOSTCC_FLOW_ATTN_MBUF_LWM) {
7283 netdev_err(tp->dev, "FLOW Attention error. Resetting chip.\n");
7284 real_error = true;
7285 }
7286
7287 if (tr32(MSGINT_STATUS) & ~MSGINT_STATUS_MSI_REQ) {
7288 netdev_err(tp->dev, "MSI Status error. Resetting chip.\n");
7289 real_error = true;
7290 }
7291
7292 if (tr32(RDMAC_STATUS) || tr32(WDMAC_STATUS)) {
7293 netdev_err(tp->dev, "DMA Status error. Resetting chip.\n");
7294 real_error = true;
7295 }
7296
7297 if (!real_error)
7298 return;
7299
7300 tg3_dump_state(tp);
7301
63c3a66f 7302 tg3_flag_set(tp, ERROR_PROCESSED);
db219973 7303 tg3_reset_task_schedule(tp);
e64de4e6
MC		 7304}
7305
6f535763
DM		 7306static int tg3_poll(struct napi_struct *napi, int budget)
7307{
8ef0442f
MC		 7308 struct tg3_napi *tnapi = container_of(napi, struct tg3_napi, napi);
7309 struct tg3 *tp = tnapi->tp;
6f535763 7310 int work_done = 0;
898a56f8 7311 struct tg3_hw_status *sblk = tnapi->hw_status;
6f535763
DM		 7312
7313 while (1) {
e64de4e6
MC		 7314 if (sblk->status & SD_STATUS_ERROR)
7315 tg3_process_error(tp);
7316
35f2d7d0
MC		 7317 tg3_poll_link(tp);
7318
17375d25 7319 work_done = tg3_poll_work(tnapi, work_done, budget);
6f535763 7320
63c3a66f 7321 if (unlikely(tg3_flag(tp, TX_RECOVERY_PENDING)))
6f535763
DM		 7322 goto tx_recovery;
7323
7324 if (unlikely(work_done >= budget))
7325 break;
7326
63c3a66f 7327 if (tg3_flag(tp, TAGGED_STATUS)) {
17375d25 7328 /* tp->last_tag is used in tg3_int_reenable() below
4fd7ab59
MC		 7329 * to tell the hw how much work has been processed,
7330 * so we must read it before checking for more work.
7331 */
898a56f8
MC		 7332 tnapi->last_tag = sblk->status_tag;
7333 tnapi->last_irq_tag = tnapi->last_tag;
4fd7ab59
MC		 7334 rmb();
7335 } else
7336 sblk->status &= ~SD_STATUS_UPDATED;
6f535763 7337
17375d25 7338 if (likely(!tg3_has_work(tnapi))) {
288379f0 7339 napi_complete(napi);
17375d25 7340 tg3_int_reenable(tnapi);
6f535763
DM		 7341 break;
7342 }
1da177e4
LT		 7343 }
7344
bea3348e 7345 return work_done;
6f535763
DM		 7346
7347tx_recovery:
4fd7ab59 7348 /* work_done is guaranteed to be less than budget. */
288379f0 7349 napi_complete(napi);
db219973 7350 tg3_reset_task_schedule(tp);
4fd7ab59 7351 return work_done;
1da177e4
LT		 7352}
7353
66cfd1bd
MC		 7354static void tg3_napi_disable(struct tg3 *tp)
7355{
7356 int i;
7357
7358 for (i = tp->irq_cnt - 1; i >= 0; i--)
7359 napi_disable(&tp->napi[i].napi);
7360}
7361
7362static void tg3_napi_enable(struct tg3 *tp)
7363{
7364 int i;
7365
7366 for (i = 0; i < tp->irq_cnt; i++)
7367 napi_enable(&tp->napi[i].napi);
7368}
7369
7370static void tg3_napi_init(struct tg3 *tp)
7371{
7372 int i;
7373
7374 netif_napi_add(tp->dev, &tp->napi[0].napi, tg3_poll, 64);
7375 for (i = 1; i < tp->irq_cnt; i++)
7376 netif_napi_add(tp->dev, &tp->napi[i].napi, tg3_poll_msix, 64);
7377}
7378
7379static void tg3_napi_fini(struct tg3 *tp)
7380{
7381 int i;
7382
7383 for (i = 0; i < tp->irq_cnt; i++)
7384 netif_napi_del(&tp->napi[i].napi);
7385}
7386
7387static inline void tg3_netif_stop(struct tg3 *tp)
7388{
7389 tp->dev->trans_start = jiffies; /* prevent tx timeout */
7390 tg3_napi_disable(tp);
f4a46d1f 7391 netif_carrier_off(tp->dev);
66cfd1bd
MC		 7392 netif_tx_disable(tp->dev);
7393}
7394
35763066 7395/* tp->lock must be held */
66cfd1bd
MC		 7396static inline void tg3_netif_start(struct tg3 *tp)
7397{
be947307
MC		 7398 tg3_ptp_resume(tp);
7399
66cfd1bd
MC		 7400 /* NOTE: unconditional netif_tx_wake_all_queues is only
7401 * appropriate so long as all callers are assured to
7402 * have free tx slots (such as after tg3_init_hw)
7403 */
7404 netif_tx_wake_all_queues(tp->dev);
7405
f4a46d1f
NNS		 7406 if (tp->link_up)
7407 netif_carrier_on(tp->dev);
7408
66cfd1bd
MC		 7409 tg3_napi_enable(tp);
7410 tp->napi[0].hw_status->status |= SD_STATUS_UPDATED;
7411 tg3_enable_ints(tp);
7412}
7413
f47c11ee
DM		 7414static void tg3_irq_quiesce(struct tg3 *tp)
7415{
4f125f42
MC		 7416 int i;
7417
f47c11ee
DM		 7418 BUG_ON(tp->irq_sync);
7419
7420 tp->irq_sync = 1;
7421 smp_mb();
7422
4f125f42
MC		 7423 for (i = 0; i < tp->irq_cnt; i++)
7424 synchronize_irq(tp->napi[i].irq_vec);
f47c11ee
DM		 7425}
7426
f47c11ee
DM		 7427/* Fully shutdown all tg3 driver activity elsewhere in the system.
7428 * If irq_sync is non-zero, then the IRQ handler must be synchronized
7429 * with as well. Most of the time, this is not necessary except when
7430 * shutting down the device.
7431 */
7432static inline void tg3_full_lock(struct tg3 *tp, int irq_sync)
7433{
46966545 7434 spin_lock_bh(&tp->lock);
f47c11ee
DM		 7435 if (irq_sync)
7436 tg3_irq_quiesce(tp);
f47c11ee
DM		 7437}
7438
7439static inline void tg3_full_unlock(struct tg3 *tp)
7440{
f47c11ee
DM		 7441 spin_unlock_bh(&tp->lock);
7442}
7443
fcfa0a32
MC		 7444/* One-shot MSI handler - Chip automatically disables interrupt
7445 * after sending MSI so driver doesn't have to do it.
7446 */
7d12e780 7447static irqreturn_t tg3_msi_1shot(int irq, void *dev_id)
fcfa0a32 7448{
09943a18
MC		 7449 struct tg3_napi *tnapi = dev_id;
7450 struct tg3 *tp = tnapi->tp;
fcfa0a32 7451
898a56f8 7452 prefetch(tnapi->hw_status);
0c1d0e2b
MC		 7453 if (tnapi->rx_rcb)
7454 prefetch(&tnapi->rx_rcb[tnapi->rx_rcb_ptr]);
fcfa0a32
MC		 7455
7456 if (likely(!tg3_irq_sync(tp)))
09943a18 7457 napi_schedule(&tnapi->napi);
fcfa0a32
MC		 7458
7459 return IRQ_HANDLED;
7460}
7461
88b06bc2
MC		 7462/* MSI ISR - No need to check for interrupt sharing and no need to
7463 * flush status block and interrupt mailbox. PCI ordering rules
7464 * guarantee that MSI will arrive after the status block.
7465 */
7d12e780 7466static irqreturn_t tg3_msi(int irq, void *dev_id)
88b06bc2 7467{
09943a18
MC		 7468 struct tg3_napi *tnapi = dev_id;
7469 struct tg3 *tp = tnapi->tp;
88b06bc2 7470
898a56f8 7471 prefetch(tnapi->hw_status);
0c1d0e2b
MC		 7472 if (tnapi->rx_rcb)
7473 prefetch(&tnapi->rx_rcb[tnapi->rx_rcb_ptr]);
88b06bc2 7474 /*
fac9b83e 7475 * Writing any value to intr-mbox-0 clears PCI INTA# and
88b06bc2 7476 * chip-internal interrupt pending events.
fac9b83e 7477 * Writing non-zero to intr-mbox-0 additional tells the
88b06bc2
MC		 7478 * NIC to stop sending us irqs, engaging "in-intr-handler"
7479 * event coalescing.
7480 */
5b39de91 7481 tw32_mailbox(tnapi->int_mbox, 0x00000001);
61487480 7482 if (likely(!tg3_irq_sync(tp)))
09943a18 7483 napi_schedule(&tnapi->napi);
61487480 7484
88b06bc2
MC		 7485 return IRQ_RETVAL(1);
7486}
7487
7d12e780 7488static irqreturn_t tg3_interrupt(int irq, void *dev_id)
1da177e4 7489{
09943a18
MC		 7490 struct tg3_napi *tnapi = dev_id;
7491 struct tg3 *tp = tnapi->tp;
898a56f8 7492 struct tg3_hw_status *sblk = tnapi->hw_status;
1da177e4
LT		 7493 unsigned int handled = 1;
7494
1da177e4
LT		 7495 /* In INTx mode, it is possible for the interrupt to arrive at
7496 * the CPU before the status block posted prior to the interrupt.
7497 * Reading the PCI State register will confirm whether the
7498 * interrupt is ours and will flush the status block.
7499 */
d18edcb2 7500 if (unlikely(!(sblk->status & SD_STATUS_UPDATED))) {
63c3a66f 7501 if (tg3_flag(tp, CHIP_RESETTING) ||
d18edcb2
MC		 7502 (tr32(TG3PCI_PCISTATE) & PCISTATE_INT_NOT_ACTIVE)) {
7503 handled = 0;
f47c11ee 7504 goto out;
fac9b83e 7505 }
d18edcb2
MC		 7506 }
7507
7508 /*
7509 * Writing any value to intr-mbox-0 clears PCI INTA# and
7510 * chip-internal interrupt pending events.
7511 * Writing non-zero to intr-mbox-0 additional tells the
7512 * NIC to stop sending us irqs, engaging "in-intr-handler"
7513 * event coalescing.
c04cb347
MC		 7514 *
7515 * Flush the mailbox to de-assert the IRQ immediately to prevent
7516 * spurious interrupts. The flush impacts performance but
7517 * excessive spurious interrupts can be worse in some cases.
d18edcb2 7518 */
c04cb347 7519 tw32_mailbox_f(MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW, 0x00000001);
d18edcb2
MC		 7520 if (tg3_irq_sync(tp))
7521 goto out;
7522 sblk->status &= ~SD_STATUS_UPDATED;
17375d25 7523 if (likely(tg3_has_work(tnapi))) {
72334482 7524 prefetch(&tnapi->rx_rcb[tnapi->rx_rcb_ptr]);
09943a18 7525 napi_schedule(&tnapi->napi);
d18edcb2
MC		 7526 } else {
7527 /* No work, shared interrupt perhaps? re-enable
7528 * interrupts, and flush that PCI write
7529 */
7530 tw32_mailbox_f(MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW,
7531 0x00000000);
fac9b83e 7532 }
f47c11ee 7533out:
fac9b83e
DM		 7534 return IRQ_RETVAL(handled);
7535}
7536
7d12e780 7537static irqreturn_t tg3_interrupt_tagged(int irq, void *dev_id)
fac9b83e 7538{
09943a18
MC		 7539 struct tg3_napi *tnapi = dev_id;
7540 struct tg3 *tp = tnapi->tp;
898a56f8 7541 struct tg3_hw_status *sblk = tnapi->hw_status;
fac9b83e
DM		 7542 unsigned int handled = 1;
7543
fac9b83e
DM		 7544 /* In INTx mode, it is possible for the interrupt to arrive at
7545 * the CPU before the status block posted prior to the interrupt.
7546 * Reading the PCI State register will confirm whether the
7547 * interrupt is ours and will flush the status block.
7548 */
898a56f8 7549 if (unlikely(sblk->status_tag == tnapi->last_irq_tag)) {
63c3a66f 7550 if (tg3_flag(tp, CHIP_RESETTING) ||
d18edcb2
MC		 7551 (tr32(TG3PCI_PCISTATE) & PCISTATE_INT_NOT_ACTIVE)) {
7552 handled = 0;
f47c11ee 7553 goto out;
1da177e4 7554 }
d18edcb2
MC		 7555 }
7556
7557 /*
7558 * writing any value to intr-mbox-0 clears PCI INTA# and
7559 * chip-internal interrupt pending events.
7560 * writing non-zero to intr-mbox-0 additional tells the
7561 * NIC to stop sending us irqs, engaging "in-intr-handler"
7562 * event coalescing.
c04cb347
MC		 7563 *
7564 * Flush the mailbox to de-assert the IRQ immediately to prevent
7565 * spurious interrupts. The flush impacts performance but
7566 * excessive spurious interrupts can be worse in some cases.
d18edcb2 7567 */
c04cb347 7568 tw32_mailbox_f(MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW, 0x00000001);
624f8e50
MC		 7569
7570 /*
7571 * In a shared interrupt configuration, sometimes other devices'
7572 * interrupts will scream. We record the current status tag here
7573 * so that the above check can report that the screaming interrupts
7574 * are unhandled. Eventually they will be silenced.
7575 */
898a56f8 7576 tnapi->last_irq_tag = sblk->status_tag;
624f8e50 7577
d18edcb2
MC		 7578 if (tg3_irq_sync(tp))
7579 goto out;
624f8e50 7580
72334482 7581 prefetch(&tnapi->rx_rcb[tnapi->rx_rcb_ptr]);
624f8e50 7582
09943a18 7583 napi_schedule(&tnapi->napi);
624f8e50 7584
f47c11ee 7585out:
1da177e4
LT		 7586 return IRQ_RETVAL(handled);
7587}
7588
7938109f 7589/* ISR for interrupt test */
7d12e780 7590static irqreturn_t tg3_test_isr(int irq, void *dev_id)
7938109f 7591{
09943a18
MC		 7592 struct tg3_napi *tnapi = dev_id;
7593 struct tg3 *tp = tnapi->tp;
898a56f8 7594 struct tg3_hw_status *sblk = tnapi->hw_status;
7938109f 7595
f9804ddb
MC		 7596 if ((sblk->status & SD_STATUS_UPDATED) ||
7597 !(tr32(TG3PCI_PCISTATE) & PCISTATE_INT_NOT_ACTIVE)) {
b16250e3 7598 tg3_disable_ints(tp);
7938109f
MC		 7599 return IRQ_RETVAL(1);
7600 }
7601 return IRQ_RETVAL(0);
7602}
7603
1da177e4
LT		 7604#ifdef CONFIG_NET_POLL_CONTROLLER
7605static void tg3_poll_controller(struct net_device *dev)
7606{
4f125f42 7607 int i;
88b06bc2
MC		 7608 struct tg3 *tp = netdev_priv(dev);
7609
9c13cb8b
NNS		 7610 if (tg3_irq_sync(tp))
7611 return;
7612
4f125f42 7613 for (i = 0; i < tp->irq_cnt; i++)
fe234f0e 7614 tg3_interrupt(tp->napi[i].irq_vec, &tp->napi[i]);
1da177e4
LT		 7615}
7616#endif
7617
1da177e4
LT		 7618static void tg3_tx_timeout(struct net_device *dev)
7619{
7620 struct tg3 *tp = netdev_priv(dev);
7621
b0408751 7622 if (netif_msg_tx_err(tp)) {
05dbe005 7623 netdev_err(dev, "transmit timed out, resetting\n");
97bd8e49 7624 tg3_dump_state(tp);
b0408751 7625 }
1da177e4 7626
db219973 7627 tg3_reset_task_schedule(tp);
1da177e4
LT		 7628}
7629
c58ec932
MC		 7630/* Test for DMA buffers crossing any 4GB boundaries: 4G, 8G, etc */
7631static inline int tg3_4g_overflow_test(dma_addr_t mapping, int len)
7632{
7633 u32 base = (u32) mapping & 0xffffffff;
7634
37567910 7635 return base + len + 8 < base;
c58ec932
MC		 7636}
7637
0f0d1510
MC		 7638/* Test for TSO DMA buffers that cross into regions which are within MSS bytes
7639 * of any 4GB boundaries: 4G, 8G, etc
7640 */
7641static inline int tg3_4g_tso_overflow_test(struct tg3 *tp, dma_addr_t mapping,
7642 u32 len, u32 mss)
7643{
7644 if (tg3_asic_rev(tp) == ASIC_REV_5762 && mss) {
7645 u32 base = (u32) mapping & 0xffffffff;
7646
7647 return ((base + len + (mss & 0x3fff)) < base);
7648 }
7649 return 0;
7650}
7651
72f2afb8
MC		 7652/* Test for DMA addresses > 40-bit */
7653static inline int tg3_40bit_overflow_test(struct tg3 *tp, dma_addr_t mapping,
7654 int len)
7655{
7656#if defined(CONFIG_HIGHMEM) && (BITS_PER_LONG == 64)
63c3a66f 7657 if (tg3_flag(tp, 40BIT_DMA_BUG))
807540ba 7658 return ((u64) mapping + len) > DMA_BIT_MASK(40);
72f2afb8
MC		 7659 return 0;
7660#else
7661 return 0;
7662#endif
7663}
7664
d1a3b737 7665static inline void tg3_tx_set_bd(struct tg3_tx_buffer_desc *txbd,
92cd3a17
MC		 7666 dma_addr_t mapping, u32 len, u32 flags,
7667 u32 mss, u32 vlan)
2ffcc981 7668{
92cd3a17
MC		 7669 txbd->addr_hi = ((u64) mapping >> 32);
7670 txbd->addr_lo = ((u64) mapping & 0xffffffff);
7671 txbd->len_flags = (len << TXD_LEN_SHIFT) | (flags & 0x0000ffff);
7672 txbd->vlan_tag = (mss << TXD_MSS_SHIFT) | (vlan << TXD_VLAN_TAG_SHIFT);
2ffcc981 7673}
1da177e4 7674
84b67b27 7675static bool tg3_tx_frag_set(struct tg3_napi *tnapi, u32 *entry, u32 *budget,
d1a3b737
MC		 7676 dma_addr_t map, u32 len, u32 flags,
7677 u32 mss, u32 vlan)
7678{
7679 struct tg3 *tp = tnapi->tp;
7680 bool hwbug = false;
7681
7682 if (tg3_flag(tp, SHORT_DMA_BUG) && len <= 8)
3db1cd5c 7683 hwbug = true;
d1a3b737
MC		 7684
7685 if (tg3_4g_overflow_test(map, len))
3db1cd5c 7686 hwbug = true;
d1a3b737 7687
0f0d1510
MC		 7688 if (tg3_4g_tso_overflow_test(tp, map, len, mss))
7689 hwbug = true;
7690
d1a3b737 7691 if (tg3_40bit_overflow_test(tp, map, len))
3db1cd5c 7692 hwbug = true;
d1a3b737 7693
a4cb428d 7694 if (tp->dma_limit) {
b9e45482 7695 u32 prvidx = *entry;
e31aa987 7696 u32 tmp_flag = flags & ~TXD_FLAG_END;
a4cb428d
MC		 7697 while (len > tp->dma_limit && *budget) {
7698 u32 frag_len = tp->dma_limit;
7699 len -= tp->dma_limit;
e31aa987 7700
b9e45482
MC		 7701 /* Avoid the 8byte DMA problem */
7702 if (len <= 8) {
a4cb428d
MC		 7703 len += tp->dma_limit / 2;
7704 frag_len = tp->dma_limit / 2;
e31aa987
MC		 7705 }
7706
b9e45482
MC		 7707 tnapi->tx_buffers[*entry].fragmented = true;
7708
7709 tg3_tx_set_bd(&tnapi->tx_ring[*entry], map,
7710 frag_len, tmp_flag, mss, vlan);
7711 *budget -= 1;
7712 prvidx = *entry;
7713 *entry = NEXT_TX(*entry);
7714
e31aa987
MC		 7715 map += frag_len;
7716 }
7717
7718 if (len) {
7719 if (*budget) {
7720 tg3_tx_set_bd(&tnapi->tx_ring[*entry], map,
7721 len, flags, mss, vlan);
b9e45482 7722 *budget -= 1;
e31aa987
MC		 7723 *entry = NEXT_TX(*entry);
7724 } else {
3db1cd5c 7725 hwbug = true;
b9e45482 7726 tnapi->tx_buffers[prvidx].fragmented = false;
e31aa987
MC		 7727 }
7728 }
7729 } else {
84b67b27
MC		 7730 tg3_tx_set_bd(&tnapi->tx_ring[*entry], map,
7731 len, flags, mss, vlan);
e31aa987
MC		 7732 *entry = NEXT_TX(*entry);
7733 }
d1a3b737
MC		 7734
7735 return hwbug;
7736}
7737
0d681b27 7738static void tg3_tx_skb_unmap(struct tg3_napi *tnapi, u32 entry, int last)
432aa7ed
MC		 7739{
7740 int i;
0d681b27 7741 struct sk_buff *skb;
df8944cf 7742 struct tg3_tx_ring_info *txb = &tnapi->tx_buffers[entry];
432aa7ed 7743
0d681b27
MC		 7744 skb = txb->skb;
7745 txb->skb = NULL;
7746
432aa7ed
MC		 7747 pci_unmap_single(tnapi->tp->pdev,
7748 dma_unmap_addr(txb, mapping),
7749 skb_headlen(skb),
7750 PCI_DMA_TODEVICE);
e01ee14d
MC		 7751
7752 while (txb->fragmented) {
7753 txb->fragmented = false;
7754 entry = NEXT_TX(entry);
7755 txb = &tnapi->tx_buffers[entry];
7756 }
7757
ba1142e4 7758 for (i = 0; i <= last; i++) {
9e903e08 7759 const skb_frag_t *frag = &skb_shinfo(skb)->frags[i];
432aa7ed
MC		 7760
7761 entry = NEXT_TX(entry);
7762 txb = &tnapi->tx_buffers[entry];
7763
7764 pci_unmap_page(tnapi->tp->pdev,
7765 dma_unmap_addr(txb, mapping),
9e903e08 7766 skb_frag_size(frag), PCI_DMA_TODEVICE);
e01ee14d
MC		 7767
7768 while (txb->fragmented) {
7769 txb->fragmented = false;
7770 entry = NEXT_TX(entry);
7771 txb = &tnapi->tx_buffers[entry];
7772 }
432aa7ed
MC		 7773 }
7774}
7775
72f2afb8 7776/* Workaround 4GB and 40-bit hardware DMA bugs. */
24f4efd4 7777static int tigon3_dma_hwbug_workaround(struct tg3_napi *tnapi,
f7ff1987 7778 struct sk_buff **pskb,
84b67b27 7779 u32 *entry, u32 *budget,
92cd3a17 7780 u32 base_flags, u32 mss, u32 vlan)
1da177e4 7781{
24f4efd4 7782 struct tg3 *tp = tnapi->tp;
f7ff1987 7783 struct sk_buff *new_skb, *skb = *pskb;
c58ec932 7784 dma_addr_t new_addr = 0;
432aa7ed 7785 int ret = 0;
1da177e4 7786
4153577a 7787 if (tg3_asic_rev(tp) != ASIC_REV_5701)
41588ba1
MC		 7788 new_skb = skb_copy(skb, GFP_ATOMIC);
7789 else {
7790 int more_headroom = 4 - ((unsigned long)skb->data & 3);
7791
7792 new_skb = skb_copy_expand(skb,
7793 skb_headroom(skb) + more_headroom,
7794 skb_tailroom(skb), GFP_ATOMIC);
7795 }
7796
1da177e4 7797 if (!new_skb) {
c58ec932
MC		 7798 ret = -1;
7799 } else {
7800 /* New SKB is guaranteed to be linear. */
f4188d8a
AD		 7801 new_addr = pci_map_single(tp->pdev, new_skb->data, new_skb->len,
7802 PCI_DMA_TODEVICE);
7803 /* Make sure the mapping succeeded */
7804 if (pci_dma_mapping_error(tp->pdev, new_addr)) {
497a27b9 7805 dev_kfree_skb_any(new_skb);
c58ec932 7806 ret = -1;
c58ec932 7807 } else {
b9e45482
MC		 7808 u32 save_entry = *entry;
7809
92cd3a17
MC		 7810 base_flags |= TXD_FLAG_END;
7811
84b67b27
MC		 7812 tnapi->tx_buffers[*entry].skb = new_skb;
7813 dma_unmap_addr_set(&tnapi->tx_buffers[*entry],
432aa7ed
MC		 7814 mapping, new_addr);
7815
84b67b27 7816 if (tg3_tx_frag_set(tnapi, entry, budget, new_addr,
d1a3b737
MC		 7817 new_skb->len, base_flags,
7818 mss, vlan)) {
ba1142e4 7819 tg3_tx_skb_unmap(tnapi, save_entry, -1);
497a27b9 7820 dev_kfree_skb_any(new_skb);
d1a3b737
MC		 7821 ret = -1;
7822 }
f4188d8a 7823 }
1da177e4
LT		 7824 }
7825
497a27b9 7826 dev_kfree_skb_any(skb);
f7ff1987 7827 *pskb = new_skb;
c58ec932 7828 return ret;
1da177e4
LT		 7829}
7830
2ffcc981 7831static netdev_tx_t tg3_start_xmit(struct sk_buff *, struct net_device *);
52c0fd83
MC		 7832
7833/* Use GSO to workaround a rare TSO bug that may be triggered when the
7834 * TSO header is greater than 80 bytes.
7835 */
7836static int tg3_tso_bug(struct tg3 *tp, struct sk_buff *skb)
7837{
7838 struct sk_buff *segs, *nskb;
f3f3f27e 7839 u32 frag_cnt_est = skb_shinfo(skb)->gso_segs * 3;
52c0fd83
MC		 7840
7841 /* Estimate the number of fragments in the worst case */
f3f3f27e 7842 if (unlikely(tg3_tx_avail(&tp->napi[0]) <= frag_cnt_est)) {
52c0fd83 7843 netif_stop_queue(tp->dev);
f65aac16
MC		 7844
7845 /* netif_tx_stop_queue() must be done before checking
7846 * checking tx index in tg3_tx_avail() below, because in
7847 * tg3_tx(), we update tx index before checking for
7848 * netif_tx_queue_stopped().
7849 */
7850 smp_mb();
f3f3f27e 7851 if (tg3_tx_avail(&tp->napi[0]) <= frag_cnt_est)
7f62ad5d
MC		 7852 return NETDEV_TX_BUSY;
7853
7854 netif_wake_queue(tp->dev);
52c0fd83
MC		 7855 }
7856
7857 segs = skb_gso_segment(skb, tp->dev->features & ~NETIF_F_TSO);
801678c5 7858 if (IS_ERR(segs))
52c0fd83
MC		 7859 goto tg3_tso_bug_end;
7860
7861 do {
7862 nskb = segs;
7863 segs = segs->next;
7864 nskb->next = NULL;
2ffcc981 7865 tg3_start_xmit(nskb, tp->dev);
52c0fd83
MC		 7866 } while (segs);
7867
7868tg3_tso_bug_end:
497a27b9 7869 dev_kfree_skb_any(skb);
52c0fd83
MC		 7870
7871 return NETDEV_TX_OK;
7872}
52c0fd83 7873
5a6f3074 7874/* hard_start_xmit for devices that have the 4G bug and/or 40-bit bug and
63c3a66f 7875 * support TG3_FLAG_HW_TSO_1 or firmware TSO only.
5a6f3074 7876 */
2ffcc981 7877static netdev_tx_t tg3_start_xmit(struct sk_buff *skb, struct net_device *dev)
1da177e4
LT		 7878{
7879 struct tg3 *tp = netdev_priv(dev);
92cd3a17 7880 u32 len, entry, base_flags, mss, vlan = 0;
84b67b27 7881 u32 budget;
432aa7ed 7882 int i = -1, would_hit_hwbug;
90079ce8 7883 dma_addr_t mapping;
24f4efd4
MC		 7884 struct tg3_napi *tnapi;
7885 struct netdev_queue *txq;
432aa7ed 7886 unsigned int last;
f4188d8a 7887
24f4efd4
MC		 7888 txq = netdev_get_tx_queue(dev, skb_get_queue_mapping(skb));
7889 tnapi = &tp->napi[skb_get_queue_mapping(skb)];
63c3a66f 7890 if (tg3_flag(tp, ENABLE_TSS))
24f4efd4 7891 tnapi++;
1da177e4 7892
84b67b27
MC		 7893 budget = tg3_tx_avail(tnapi);
7894
00b70504 7895 /* We are running in BH disabled context with netif_tx_lock
bea3348e 7896 * and TX reclaim runs via tp->napi.poll inside of a software
f47c11ee
DM		 7897 * interrupt. Furthermore, IRQ processing runs lockless so we have
7898 * no IRQ context deadlocks to worry about either. Rejoice!
1da177e4 7899 */
84b67b27 7900 if (unlikely(budget <= (skb_shinfo(skb)->nr_frags + 1))) {
24f4efd4
MC		 7901 if (!netif_tx_queue_stopped(txq)) {
7902 netif_tx_stop_queue(txq);
1f064a87
SH		 7903
7904 /* This is a hard error, log it. */
5129c3a3
MC		 7905 netdev_err(dev,
7906 "BUG! Tx Ring full when queue awake!\n");
1f064a87 7907 }
1da177e4
LT		 7908 return NETDEV_TX_BUSY;
7909 }
7910
f3f3f27e 7911 entry = tnapi->tx_prod;
1da177e4 7912 base_flags = 0;
84fa7933 7913 if (skb->ip_summed == CHECKSUM_PARTIAL)
1da177e4 7914 base_flags |= TXD_FLAG_TCPUDP_CSUM;
24f4efd4 7915
be98da6a
MC		 7916 mss = skb_shinfo(skb)->gso_size;
7917 if (mss) {
eddc9ec5 7918 struct iphdr *iph;
34195c3d 7919 u32 tcp_opt_len, hdr_len;
1da177e4
LT		 7920
7921 if (skb_header_cloned(skb) &&
48855432
ED		 7922 pskb_expand_head(skb, 0, 0, GFP_ATOMIC))
7923 goto drop;
1da177e4 7924
34195c3d 7925 iph = ip_hdr(skb);
ab6a5bb6 7926 tcp_opt_len = tcp_optlen(skb);
1da177e4 7927
a5a11955 7928 hdr_len = skb_transport_offset(skb) + tcp_hdrlen(skb) - ETH_HLEN;
34195c3d 7929
a5a11955 7930 if (!skb_is_gso_v6(skb)) {
34195c3d
MC		 7931 iph->check = 0;
7932 iph->tot_len = htons(mss + hdr_len);
7933 }
7934
52c0fd83 7935 if (unlikely((ETH_HLEN + hdr_len) > 80) &&
63c3a66f 7936 tg3_flag(tp, TSO_BUG))
de6f31eb 7937 return tg3_tso_bug(tp, skb);
52c0fd83 7938
1da177e4
LT		 7939 base_flags |= (TXD_FLAG_CPU_PRE_DMA |
7940 TXD_FLAG_CPU_POST_DMA);
7941
63c3a66f
JP		 7942 if (tg3_flag(tp, HW_TSO_1) ||
7943 tg3_flag(tp, HW_TSO_2) ||
7944 tg3_flag(tp, HW_TSO_3)) {
aa8223c7 7945 tcp_hdr(skb)->check = 0;
1da177e4 7946 base_flags &= ~TXD_FLAG_TCPUDP_CSUM;
aa8223c7
ACM		 7947 } else
7948 tcp_hdr(skb)->check = ~csum_tcpudp_magic(iph->saddr,
7949 iph->daddr, 0,
7950 IPPROTO_TCP,
7951 0);
1da177e4 7952
63c3a66f 7953 if (tg3_flag(tp, HW_TSO_3)) {
615774fe
MC		 7954 mss |= (hdr_len & 0xc) << 12;
7955 if (hdr_len & 0x10)
7956 base_flags |= 0x00000010;
7957 base_flags |= (hdr_len & 0x3e0) << 5;
63c3a66f 7958 } else if (tg3_flag(tp, HW_TSO_2))
92c6b8d1 7959 mss |= hdr_len << 9;
63c3a66f 7960 else if (tg3_flag(tp, HW_TSO_1) ||
4153577a 7961 tg3_asic_rev(tp) == ASIC_REV_5705) {
eddc9ec5 7962 if (tcp_opt_len || iph->ihl > 5) {
1da177e4
LT		 7963 int tsflags;
7964
eddc9ec5 7965 tsflags = (iph->ihl - 5) + (tcp_opt_len >> 2);
1da177e4
LT		 7966 mss |= (tsflags << 11);
7967 }
7968 } else {
eddc9ec5 7969 if (tcp_opt_len || iph->ihl > 5) {
1da177e4
LT		 7970 int tsflags;
7971
eddc9ec5 7972 tsflags = (iph->ihl - 5) + (tcp_opt_len >> 2);
1da177e4
LT		 7973 base_flags |= tsflags << 12;
7974 }
7975 }
7976 }
bf933c80 7977
93a700a9
MC		 7978 if (tg3_flag(tp, USE_JUMBO_BDFLAG) &&
7979 !mss && skb->len > VLAN_ETH_FRAME_LEN)
7980 base_flags |= TXD_FLAG_JMB_PKT;
7981
92cd3a17
MC		 7982 if (vlan_tx_tag_present(skb)) {
7983 base_flags |= TXD_FLAG_VLAN;
7984 vlan = vlan_tx_tag_get(skb);
7985 }
1da177e4 7986
fb4ce8ad
MC		 7987 if ((unlikely(skb_shinfo(skb)->tx_flags & SKBTX_HW_TSTAMP)) &&
7988 tg3_flag(tp, TX_TSTAMP_EN)) {
7989 skb_shinfo(skb)->tx_flags |= SKBTX_IN_PROGRESS;
7990 base_flags |= TXD_FLAG_HWTSTAMP;
7991 }
7992
f4188d8a
AD		 7993 len = skb_headlen(skb);
7994
7995 mapping = pci_map_single(tp->pdev, skb->data, len, PCI_DMA_TODEVICE);
48855432
ED		 7996 if (pci_dma_mapping_error(tp->pdev, mapping))
7997 goto drop;
7998
90079ce8 7999
f3f3f27e 8000 tnapi->tx_buffers[entry].skb = skb;
4e5e4f0d 8001 dma_unmap_addr_set(&tnapi->tx_buffers[entry], mapping, mapping);
1da177e4
LT		 8002
8003 would_hit_hwbug = 0;
8004
63c3a66f 8005 if (tg3_flag(tp, 5701_DMA_BUG))
c58ec932 8006 would_hit_hwbug = 1;
1da177e4 8007
84b67b27 8008 if (tg3_tx_frag_set(tnapi, &entry, &budget, mapping, len, base_flags |
d1a3b737 8009 ((skb_shinfo(skb)->nr_frags == 0) ? TXD_FLAG_END : 0),
ba1142e4 8010 mss, vlan)) {
d1a3b737 8011 would_hit_hwbug = 1;
ba1142e4 8012 } else if (skb_shinfo(skb)->nr_frags > 0) {
92cd3a17
MC		 8013 u32 tmp_mss = mss;
8014
8015 if (!tg3_flag(tp, HW_TSO_1) &&
8016 !tg3_flag(tp, HW_TSO_2) &&
8017 !tg3_flag(tp, HW_TSO_3))
8018 tmp_mss = 0;
8019
c5665a53
MC		 8020 /* Now loop through additional data
8021 * fragments, and queue them.
8022 */
1da177e4
LT		 8023 last = skb_shinfo(skb)->nr_frags - 1;
8024 for (i = 0; i <= last; i++) {
8025 skb_frag_t *frag = &skb_shinfo(skb)->frags[i];
8026
9e903e08 8027 len = skb_frag_size(frag);
dc234d0b 8028 mapping = skb_frag_dma_map(&tp->pdev->dev, frag, 0,
5d6bcdfe 8029 len, DMA_TO_DEVICE);
1da177e4 8030
f3f3f27e 8031 tnapi->tx_buffers[entry].skb = NULL;
4e5e4f0d 8032 dma_unmap_addr_set(&tnapi->tx_buffers[entry], mapping,
f4188d8a 8033 mapping);
5d6bcdfe 8034 if (dma_mapping_error(&tp->pdev->dev, mapping))
f4188d8a 8035 goto dma_error;
1da177e4 8036
b9e45482
MC		 8037 if (!budget ||
8038 tg3_tx_frag_set(tnapi, &entry, &budget, mapping,
84b67b27
MC		 8039 len, base_flags |
8040 ((i == last) ? TXD_FLAG_END : 0),
b9e45482 8041 tmp_mss, vlan)) {
72f2afb8 8042 would_hit_hwbug = 1;
b9e45482
MC		 8043 break;
8044 }
1da177e4
LT		 8045 }
8046 }
8047
8048 if (would_hit_hwbug) {
0d681b27 8049 tg3_tx_skb_unmap(tnapi, tnapi->tx_prod, i);
1da177e4
LT		 8050
8051 /* If the workaround fails due to memory/mapping
8052 * failure, silently drop this packet.
8053 */
84b67b27
MC		 8054 entry = tnapi->tx_prod;
8055 budget = tg3_tx_avail(tnapi);
f7ff1987 8056 if (tigon3_dma_hwbug_workaround(tnapi, &skb, &entry, &budget,
84b67b27 8057 base_flags, mss, vlan))
48855432 8058 goto drop_nofree;
1da177e4
LT		 8059 }
8060
d515b450 8061 skb_tx_timestamp(skb);
5cb917bc 8062 netdev_tx_sent_queue(txq, skb->len);
d515b450 8063
6541b806
MC		 8064 /* Sync BD data before updating mailbox */
8065 wmb();
8066
1da177e4 8067 /* Packets are ready, update Tx producer idx local and on card. */
24f4efd4 8068 tw32_tx_mbox(tnapi->prodmbox, entry);
1da177e4 8069
f3f3f27e
MC		 8070 tnapi->tx_prod = entry;
8071 if (unlikely(tg3_tx_avail(tnapi) <= (MAX_SKB_FRAGS + 1))) {
24f4efd4 8072 netif_tx_stop_queue(txq);
f65aac16
MC		 8073
8074 /* netif_tx_stop_queue() must be done before checking
8075 * checking tx index in tg3_tx_avail() below, because in
8076 * tg3_tx(), we update tx index before checking for
8077 * netif_tx_queue_stopped().
8078 */
8079 smp_mb();
f3f3f27e 8080 if (tg3_tx_avail(tnapi) > TG3_TX_WAKEUP_THRESH(tnapi))
24f4efd4 8081 netif_tx_wake_queue(txq);
51b91468 8082 }
1da177e4 8083
cdd0db05 8084 mmiowb();
1da177e4 8085 return NETDEV_TX_OK;
f4188d8a
AD		 8086
8087dma_error:
ba1142e4 8088 tg3_tx_skb_unmap(tnapi, tnapi->tx_prod, --i);
432aa7ed 8089 tnapi->tx_buffers[tnapi->tx_prod].skb = NULL;
48855432 8090drop:
497a27b9 8091 dev_kfree_skb_any(skb);
48855432
ED		 8092drop_nofree:
8093 tp->tx_dropped++;
f4188d8a 8094 return NETDEV_TX_OK;
1da177e4
LT		 8095}
8096
6e01b20b
MC		 8097static void tg3_mac_loopback(struct tg3 *tp, bool enable)
8098{
8099 if (enable) {
8100 tp->mac_mode &= ~(MAC_MODE_HALF_DUPLEX |
8101 MAC_MODE_PORT_MODE_MASK);
8102
8103 tp->mac_mode |= MAC_MODE_PORT_INT_LPBACK;
8104
8105 if (!tg3_flag(tp, 5705_PLUS))
8106 tp->mac_mode |= MAC_MODE_LINK_POLARITY;
8107
8108 if (tp->phy_flags & TG3_PHYFLG_10_100_ONLY)
8109 tp->mac_mode |= MAC_MODE_PORT_MODE_MII;
8110 else
8111 tp->mac_mode |= MAC_MODE_PORT_MODE_GMII;
8112 } else {
8113 tp->mac_mode &= ~MAC_MODE_PORT_INT_LPBACK;
8114
8115 if (tg3_flag(tp, 5705_PLUS) ||
8116 (tp->phy_flags & TG3_PHYFLG_PHY_SERDES) ||
4153577a 8117 tg3_asic_rev(tp) == ASIC_REV_5700)
6e01b20b
MC		 8118 tp->mac_mode &= ~MAC_MODE_LINK_POLARITY;
8119 }
8120
8121 tw32(MAC_MODE, tp->mac_mode);
8122 udelay(40);
8123}
8124
941ec90f 8125static int tg3_phy_lpbk_set(struct tg3 *tp, u32 speed, bool extlpbk)
5e5a7f37 8126{
941ec90f 8127 u32 val, bmcr, mac_mode, ptest = 0;
5e5a7f37
MC		 8128
8129 tg3_phy_toggle_apd(tp, false);
953c96e0 8130 tg3_phy_toggle_automdix(tp, false);
5e5a7f37 8131
941ec90f
MC		 8132 if (extlpbk && tg3_phy_set_extloopbk(tp))
8133 return -EIO;
8134
8135 bmcr = BMCR_FULLDPLX;
5e5a7f37
MC		 8136 switch (speed) {
8137 case SPEED_10:
8138 break;
8139 case SPEED_100:
8140 bmcr |= BMCR_SPEED100;
8141 break;
8142 case SPEED_1000:
8143 default:
8144 if (tp->phy_flags & TG3_PHYFLG_IS_FET) {
8145 speed = SPEED_100;
8146 bmcr |= BMCR_SPEED100;
8147 } else {
8148 speed = SPEED_1000;
8149 bmcr |= BMCR_SPEED1000;
8150 }
8151 }
8152
941ec90f
MC		 8153 if (extlpbk) {
8154 if (!(tp->phy_flags & TG3_PHYFLG_IS_FET)) {
8155 tg3_readphy(tp, MII_CTRL1000, &val);
8156 val |= CTL1000_AS_MASTER |
8157 CTL1000_ENABLE_MASTER;
8158 tg3_writephy(tp, MII_CTRL1000, val);
8159 } else {
8160 ptest = MII_TG3_FET_PTEST_TRIM_SEL |
8161 MII_TG3_FET_PTEST_TRIM_2;
8162 tg3_writephy(tp, MII_TG3_FET_PTEST, ptest);
8163 }
8164 } else
8165 bmcr |= BMCR_LOOPBACK;
8166
5e5a7f37
MC		 8167 tg3_writephy(tp, MII_BMCR, bmcr);
8168
8169 /* The write needs to be flushed for the FETs */
8170 if (tp->phy_flags & TG3_PHYFLG_IS_FET)
8171 tg3_readphy(tp, MII_BMCR, &bmcr);
8172
8173 udelay(40);
8174
8175 if ((tp->phy_flags & TG3_PHYFLG_IS_FET) &&
4153577a 8176 tg3_asic_rev(tp) == ASIC_REV_5785) {
941ec90f 8177 tg3_writephy(tp, MII_TG3_FET_PTEST, ptest |
5e5a7f37
MC		 8178 MII_TG3_FET_PTEST_FRC_TX_LINK |
8179 MII_TG3_FET_PTEST_FRC_TX_LOCK);
8180
8181 /* The write needs to be flushed for the AC131 */
8182 tg3_readphy(tp, MII_TG3_FET_PTEST, &val);
8183 }
8184
8185 /* Reset to prevent losing 1st rx packet intermittently */
8186 if ((tp->phy_flags & TG3_PHYFLG_MII_SERDES) &&
8187 tg3_flag(tp, 5780_CLASS)) {
8188 tw32_f(MAC_RX_MODE, RX_MODE_RESET);
8189 udelay(10);
8190 tw32_f(MAC_RX_MODE, tp->rx_mode);
8191 }
8192
8193 mac_mode = tp->mac_mode &
8194 ~(MAC_MODE_PORT_MODE_MASK | MAC_MODE_HALF_DUPLEX);
8195 if (speed == SPEED_1000)
8196 mac_mode |= MAC_MODE_PORT_MODE_GMII;
8197 else
8198 mac_mode |= MAC_MODE_PORT_MODE_MII;
8199
4153577a 8200 if (tg3_asic_rev(tp) == ASIC_REV_5700) {
5e5a7f37
MC		 8201 u32 masked_phy_id = tp->phy_id & TG3_PHY_ID_MASK;
8202
8203 if (masked_phy_id == TG3_PHY_ID_BCM5401)
8204 mac_mode &= ~MAC_MODE_LINK_POLARITY;
8205 else if (masked_phy_id == TG3_PHY_ID_BCM5411)
8206 mac_mode |= MAC_MODE_LINK_POLARITY;
8207
8208 tg3_writephy(tp, MII_TG3_EXT_CTRL,
8209 MII_TG3_EXT_CTRL_LNK3_LED_MODE);
8210 }
8211
8212 tw32(MAC_MODE, mac_mode);
8213 udelay(40);
941ec90f
MC		 8214
8215 return 0;
5e5a7f37
MC		 8216}
8217
c8f44aff 8218static void tg3_set_loopback(struct net_device *dev, netdev_features_t features)
06c03c02
MB		 8219{
8220 struct tg3 *tp = netdev_priv(dev);
8221
8222 if (features & NETIF_F_LOOPBACK) {
8223 if (tp->mac_mode & MAC_MODE_PORT_INT_LPBACK)
8224 return;
8225
06c03c02 8226 spin_lock_bh(&tp->lock);
6e01b20b 8227 tg3_mac_loopback(tp, true);
06c03c02
MB		 8228 netif_carrier_on(tp->dev);
8229 spin_unlock_bh(&tp->lock);
8230 netdev_info(dev, "Internal MAC loopback mode enabled.\n");
8231 } else {
8232 if (!(tp->mac_mode & MAC_MODE_PORT_INT_LPBACK))
8233 return;
8234
06c03c02 8235 spin_lock_bh(&tp->lock);
6e01b20b 8236 tg3_mac_loopback(tp, false);
06c03c02 8237 /* Force link status check */
953c96e0 8238 tg3_setup_phy(tp, true);
06c03c02
MB		 8239 spin_unlock_bh(&tp->lock);
8240 netdev_info(dev, "Internal MAC loopback mode disabled.\n");
8241 }
8242}
8243
c8f44aff
MM		 8244static netdev_features_t tg3_fix_features(struct net_device *dev,
8245 netdev_features_t features)
dc668910
MM		 8246{
8247 struct tg3 *tp = netdev_priv(dev);
8248
63c3a66f 8249 if (dev->mtu > ETH_DATA_LEN && tg3_flag(tp, 5780_CLASS))
dc668910
MM		 8250 features &= ~NETIF_F_ALL_TSO;
8251
8252 return features;
8253}
8254
c8f44aff 8255static int tg3_set_features(struct net_device *dev, netdev_features_t features)
06c03c02 8256{
c8f44aff 8257 netdev_features_t changed = dev->features ^ features;
06c03c02
MB		 8258
8259 if ((changed & NETIF_F_LOOPBACK) && netif_running(dev))
8260 tg3_set_loopback(dev, features);
8261
8262 return 0;
8263}
8264
21f581a5
MC		 8265static void tg3_rx_prodring_free(struct tg3 *tp,
8266 struct tg3_rx_prodring_set *tpr)
1da177e4 8267{
1da177e4
LT		 8268 int i;
8269
8fea32b9 8270 if (tpr != &tp->napi[0].prodring) {
b196c7e4 8271 for (i = tpr->rx_std_cons_idx; i != tpr->rx_std_prod_idx;
2c49a44d 8272 i = (i + 1) & tp->rx_std_ring_mask)
9205fd9c 8273 tg3_rx_data_free(tp, &tpr->rx_std_buffers[i],
b196c7e4
MC		 8274 tp->rx_pkt_map_sz);
8275
63c3a66f 8276 if (tg3_flag(tp, JUMBO_CAPABLE)) {
b196c7e4
MC		 8277 for (i = tpr->rx_jmb_cons_idx;
8278 i != tpr->rx_jmb_prod_idx;
2c49a44d 8279 i = (i + 1) & tp->rx_jmb_ring_mask) {
9205fd9c 8280 tg3_rx_data_free(tp, &tpr->rx_jmb_buffers[i],
b196c7e4
MC		 8281 TG3_RX_JMB_MAP_SZ);
8282 }
8283 }
8284
2b2cdb65 8285 return;
b196c7e4 8286 }
1da177e4 8287
2c49a44d 8288 for (i = 0; i <= tp->rx_std_ring_mask; i++)
9205fd9c 8289 tg3_rx_data_free(tp, &tpr->rx_std_buffers[i],
2b2cdb65 8290 tp->rx_pkt_map_sz);
1da177e4 8291
63c3a66f 8292 if (tg3_flag(tp, JUMBO_CAPABLE) && !tg3_flag(tp, 5780_CLASS)) {
2c49a44d 8293 for (i = 0; i <= tp->rx_jmb_ring_mask; i++)
9205fd9c 8294 tg3_rx_data_free(tp, &tpr->rx_jmb_buffers[i],
2b2cdb65 8295 TG3_RX_JMB_MAP_SZ);
1da177e4
LT		 8296 }
8297}
8298
c6cdf436 8299/* Initialize rx rings for packet processing.
1da177e4
LT		 8300 *
8301 * The chip has been shut down and the driver detached from
8302 * the networking, so no interrupts or new tx packets will
8303 * end up in the driver. tp->{tx,}lock are held and thus
8304 * we may not sleep.
8305 */
21f581a5
MC		 8306static int tg3_rx_prodring_alloc(struct tg3 *tp,
8307 struct tg3_rx_prodring_set *tpr)
1da177e4 8308{
287be12e 8309 u32 i, rx_pkt_dma_sz;
1da177e4 8310
b196c7e4
MC		 8311 tpr->rx_std_cons_idx = 0;
8312 tpr->rx_std_prod_idx = 0;
8313 tpr->rx_jmb_cons_idx = 0;
8314 tpr->rx_jmb_prod_idx = 0;
8315
8fea32b9 8316 if (tpr != &tp->napi[0].prodring) {
2c49a44d
MC		 8317 memset(&tpr->rx_std_buffers[0], 0,
8318 TG3_RX_STD_BUFF_RING_SIZE(tp));
48035728 8319 if (tpr->rx_jmb_buffers)
2b2cdb65 8320 memset(&tpr->rx_jmb_buffers[0], 0,
2c49a44d 8321 TG3_RX_JMB_BUFF_RING_SIZE(tp));
2b2cdb65
MC		 8322 goto done;
8323 }
8324
1da177e4 8325 /* Zero out all descriptors. */
2c49a44d 8326 memset(tpr->rx_std, 0, TG3_RX_STD_RING_BYTES(tp));
1da177e4 8327
287be12e 8328 rx_pkt_dma_sz = TG3_RX_STD_DMA_SZ;
63c3a66f 8329 if (tg3_flag(tp, 5780_CLASS) &&
287be12e
MC		 8330 tp->dev->mtu > ETH_DATA_LEN)
8331 rx_pkt_dma_sz = TG3_RX_JMB_DMA_SZ;
8332 tp->rx_pkt_map_sz = TG3_RX_DMA_TO_MAP_SZ(rx_pkt_dma_sz);
7e72aad4 8333
1da177e4
LT		 8334 /* Initialize invariants of the rings, we only set this
8335 * stuff once. This works because the card does not
8336 * write into the rx buffer posting rings.
8337 */
2c49a44d 8338 for (i = 0; i <= tp->rx_std_ring_mask; i++) {
1da177e4
LT		 8339 struct tg3_rx_buffer_desc *rxd;
8340
21f581a5 8341 rxd = &tpr->rx_std[i];
287be12e 8342 rxd->idx_len = rx_pkt_dma_sz << RXD_LEN_SHIFT;
1da177e4
LT		 8343 rxd->type_flags = (RXD_FLAG_END << RXD_FLAGS_SHIFT);
8344 rxd->opaque = (RXD_OPAQUE_RING_STD |
8345 (i << RXD_OPAQUE_INDEX_SHIFT));
8346 }
8347
1da177e4
LT		 8348 /* Now allocate fresh SKBs for each rx ring. */
8349 for (i = 0; i < tp->rx_pending; i++) {
8d4057a9
ED		 8350 unsigned int frag_size;
8351
8352 if (tg3_alloc_rx_data(tp, tpr, RXD_OPAQUE_RING_STD, i,
8353 &frag_size) < 0) {
5129c3a3
MC		 8354 netdev_warn(tp->dev,
8355 "Using a smaller RX standard ring. Only "
8356 "%d out of %d buffers were allocated "
8357 "successfully\n", i, tp->rx_pending);
32d8c572 8358 if (i == 0)
cf7a7298 8359 goto initfail;
32d8c572 8360 tp->rx_pending = i;
1da177e4 8361 break;
32d8c572 8362 }
1da177e4
LT		 8363 }
8364
63c3a66f 8365 if (!tg3_flag(tp, JUMBO_CAPABLE) || tg3_flag(tp, 5780_CLASS))
cf7a7298
MC		 8366 goto done;
8367
2c49a44d 8368 memset(tpr->rx_jmb, 0, TG3_RX_JMB_RING_BYTES(tp));
cf7a7298 8369
63c3a66f 8370 if (!tg3_flag(tp, JUMBO_RING_ENABLE))
0d86df80 8371 goto done;
cf7a7298 8372
2c49a44d 8373 for (i = 0; i <= tp->rx_jmb_ring_mask; i++) {
0d86df80
MC		 8374 struct tg3_rx_buffer_desc *rxd;
8375
8376 rxd = &tpr->rx_jmb[i].std;
8377 rxd->idx_len = TG3_RX_JMB_DMA_SZ << RXD_LEN_SHIFT;
8378 rxd->type_flags = (RXD_FLAG_END << RXD_FLAGS_SHIFT) |
8379 RXD_FLAG_JUMBO;
8380 rxd->opaque = (RXD_OPAQUE_RING_JUMBO |
8381 (i << RXD_OPAQUE_INDEX_SHIFT));
8382 }
8383
8384 for (i = 0; i < tp->rx_jumbo_pending; i++) {
8d4057a9
ED		 8385 unsigned int frag_size;
8386
8387 if (tg3_alloc_rx_data(tp, tpr, RXD_OPAQUE_RING_JUMBO, i,
8388 &frag_size) < 0) {
5129c3a3
MC		 8389 netdev_warn(tp->dev,
8390 "Using a smaller RX jumbo ring. Only %d "
8391 "out of %d buffers were allocated "
8392 "successfully\n", i, tp->rx_jumbo_pending);
0d86df80
MC		 8393 if (i == 0)
8394 goto initfail;
8395 tp->rx_jumbo_pending = i;
8396 break;
1da177e4
LT		 8397 }
8398 }
cf7a7298
MC		 8399
8400done:
32d8c572 8401 return 0;
cf7a7298
MC		 8402
8403initfail:
21f581a5 8404 tg3_rx_prodring_free(tp, tpr);
cf7a7298 8405 return -ENOMEM;
1da177e4
LT		 8406}
8407
21f581a5
MC		 8408static void tg3_rx_prodring_fini(struct tg3 *tp,
8409 struct tg3_rx_prodring_set *tpr)
1da177e4 8410{
21f581a5
MC		 8411 kfree(tpr->rx_std_buffers);
8412 tpr->rx_std_buffers = NULL;
8413 kfree(tpr->rx_jmb_buffers);
8414 tpr->rx_jmb_buffers = NULL;
8415 if (tpr->rx_std) {
4bae65c8
MC		 8416 dma_free_coherent(&tp->pdev->dev, TG3_RX_STD_RING_BYTES(tp),
8417 tpr->rx_std, tpr->rx_std_mapping);
21f581a5 8418 tpr->rx_std = NULL;
1da177e4 8419 }
21f581a5 8420 if (tpr->rx_jmb) {
4bae65c8
MC		 8421 dma_free_coherent(&tp->pdev->dev, TG3_RX_JMB_RING_BYTES(tp),
8422 tpr->rx_jmb, tpr->rx_jmb_mapping);
21f581a5 8423 tpr->rx_jmb = NULL;
1da177e4 8424 }
cf7a7298
MC		 8425}
8426
21f581a5
MC		 8427static int tg3_rx_prodring_init(struct tg3 *tp,
8428 struct tg3_rx_prodring_set *tpr)
cf7a7298 8429{
2c49a44d
MC		 8430 tpr->rx_std_buffers = kzalloc(TG3_RX_STD_BUFF_RING_SIZE(tp),
8431 GFP_KERNEL);
21f581a5 8432 if (!tpr->rx_std_buffers)
cf7a7298
MC		 8433 return -ENOMEM;
8434
4bae65c8
MC		 8435 tpr->rx_std = dma_alloc_coherent(&tp->pdev->dev,
8436 TG3_RX_STD_RING_BYTES(tp),
8437 &tpr->rx_std_mapping,
8438 GFP_KERNEL);
21f581a5 8439 if (!tpr->rx_std)
cf7a7298
MC		 8440 goto err_out;
8441
63c3a66f 8442 if (tg3_flag(tp, JUMBO_CAPABLE) && !tg3_flag(tp, 5780_CLASS)) {
2c49a44d 8443 tpr->rx_jmb_buffers = kzalloc(TG3_RX_JMB_BUFF_RING_SIZE(tp),
21f581a5
MC		 8444 GFP_KERNEL);
8445 if (!tpr->rx_jmb_buffers)
cf7a7298
MC		 8446 goto err_out;
8447
4bae65c8
MC		 8448 tpr->rx_jmb = dma_alloc_coherent(&tp->pdev->dev,
8449 TG3_RX_JMB_RING_BYTES(tp),
8450 &tpr->rx_jmb_mapping,
8451 GFP_KERNEL);
21f581a5 8452 if (!tpr->rx_jmb)
cf7a7298
MC		 8453 goto err_out;
8454 }
8455
8456 return 0;
8457
8458err_out:
21f581a5 8459 tg3_rx_prodring_fini(tp, tpr);
cf7a7298
MC		 8460 return -ENOMEM;
8461}
8462
8463/* Free up pending packets in all rx/tx rings.
8464 *
8465 * The chip has been shut down and the driver detached from
8466 * the networking, so no interrupts or new tx packets will
8467 * end up in the driver. tp->{tx,}lock is not held and we are not
8468 * in an interrupt context and thus may sleep.
8469 */
8470static void tg3_free_rings(struct tg3 *tp)
8471{
f77a6a8e 8472 int i, j;
cf7a7298 8473
f77a6a8e
MC		 8474 for (j = 0; j < tp->irq_cnt; j++) {
8475 struct tg3_napi *tnapi = &tp->napi[j];
cf7a7298 8476
8fea32b9 8477 tg3_rx_prodring_free(tp, &tnapi->prodring);
b28f6428 8478
0c1d0e2b
MC		 8479 if (!tnapi->tx_buffers)
8480 continue;
8481
0d681b27
MC		 8482 for (i = 0; i < TG3_TX_RING_SIZE; i++) {
8483 struct sk_buff *skb = tnapi->tx_buffers[i].skb;
cf7a7298 8484
0d681b27 8485 if (!skb)
f77a6a8e 8486 continue;
cf7a7298 8487
ba1142e4
MC		 8488 tg3_tx_skb_unmap(tnapi, i,
8489 skb_shinfo(skb)->nr_frags - 1);
f77a6a8e
MC		 8490
8491 dev_kfree_skb_any(skb);
8492 }
5cb917bc 8493 netdev_tx_reset_queue(netdev_get_tx_queue(tp->dev, j));
2b2cdb65 8494 }
cf7a7298
MC		 8495}
8496
8497/* Initialize tx/rx rings for packet processing.
8498 *
8499 * The chip has been shut down and the driver detached from
8500 * the networking, so no interrupts or new tx packets will
8501 * end up in the driver. tp->{tx,}lock are held and thus
8502 * we may not sleep.
8503 */
8504static int tg3_init_rings(struct tg3 *tp)
8505{
f77a6a8e 8506 int i;
72334482 8507
cf7a7298
MC		 8508 /* Free up all the SKBs. */
8509 tg3_free_rings(tp);
8510
f77a6a8e
MC		 8511 for (i = 0; i < tp->irq_cnt; i++) {
8512 struct tg3_napi *tnapi = &tp->napi[i];
8513
8514 tnapi->last_tag = 0;
8515 tnapi->last_irq_tag = 0;
8516 tnapi->hw_status->status = 0;
8517 tnapi->hw_status->status_tag = 0;
8518 memset(tnapi->hw_status, 0, TG3_HW_STATUS_SIZE);
cf7a7298 8519
f77a6a8e
MC		 8520 tnapi->tx_prod = 0;
8521 tnapi->tx_cons = 0;
0c1d0e2b
MC		 8522 if (tnapi->tx_ring)
8523 memset(tnapi->tx_ring, 0, TG3_TX_RING_BYTES);
f77a6a8e
MC		 8524
8525 tnapi->rx_rcb_ptr = 0;
0c1d0e2b
MC		 8526 if (tnapi->rx_rcb)
8527 memset(tnapi->rx_rcb, 0, TG3_RX_RCB_RING_BYTES(tp));
2b2cdb65 8528
8fea32b9 8529 if (tg3_rx_prodring_alloc(tp, &tnapi->prodring)) {
e4af1af9 8530 tg3_free_rings(tp);
2b2cdb65 8531 return -ENOMEM;
e4af1af9 8532 }
f77a6a8e 8533 }
72334482 8534
2b2cdb65 8535 return 0;
cf7a7298
MC		 8536}
8537
49a359e3 8538static void tg3_mem_tx_release(struct tg3 *tp)
cf7a7298 8539{
f77a6a8e 8540 int i;
898a56f8 8541
49a359e3 8542 for (i = 0; i < tp->irq_max; i++) {
f77a6a8e
MC		 8543 struct tg3_napi *tnapi = &tp->napi[i];
8544
8545 if (tnapi->tx_ring) {
4bae65c8 8546 dma_free_coherent(&tp->pdev->dev, TG3_TX_RING_BYTES,
f77a6a8e
MC		 8547 tnapi->tx_ring, tnapi->tx_desc_mapping);
8548 tnapi->tx_ring = NULL;
8549 }
8550
8551 kfree(tnapi->tx_buffers);
8552 tnapi->tx_buffers = NULL;
49a359e3
MC		 8553 }
8554}
f77a6a8e 8555
49a359e3
MC		 8556static int tg3_mem_tx_acquire(struct tg3 *tp)
8557{
8558 int i;
8559 struct tg3_napi *tnapi = &tp->napi[0];
8560
8561 /* If multivector TSS is enabled, vector 0 does not handle
8562 * tx interrupts. Don't allocate any resources for it.
8563 */
8564 if (tg3_flag(tp, ENABLE_TSS))
8565 tnapi++;
8566
8567 for (i = 0; i < tp->txq_cnt; i++, tnapi++) {
8568 tnapi->tx_buffers = kzalloc(sizeof(struct tg3_tx_ring_info) *
8569 TG3_TX_RING_SIZE, GFP_KERNEL);
8570 if (!tnapi->tx_buffers)
8571 goto err_out;
8572
8573 tnapi->tx_ring = dma_alloc_coherent(&tp->pdev->dev,
8574 TG3_TX_RING_BYTES,
8575 &tnapi->tx_desc_mapping,
8576 GFP_KERNEL);
8577 if (!tnapi->tx_ring)
8578 goto err_out;
8579 }
8580
8581 return 0;
8582
8583err_out:
8584 tg3_mem_tx_release(tp);
8585 return -ENOMEM;
8586}
8587
8588static void tg3_mem_rx_release(struct tg3 *tp)
8589{
8590 int i;
8591
8592 for (i = 0; i < tp->irq_max; i++) {
8593 struct tg3_napi *tnapi = &tp->napi[i];
f77a6a8e 8594
8fea32b9
MC		 8595 tg3_rx_prodring_fini(tp, &tnapi->prodring);
8596
49a359e3
MC		 8597 if (!tnapi->rx_rcb)
8598 continue;
8599
8600 dma_free_coherent(&tp->pdev->dev,
8601 TG3_RX_RCB_RING_BYTES(tp),
8602 tnapi->rx_rcb,
8603 tnapi->rx_rcb_mapping);
8604 tnapi->rx_rcb = NULL;
8605 }
8606}
8607
8608static int tg3_mem_rx_acquire(struct tg3 *tp)
8609{
8610 unsigned int i, limit;
8611
8612 limit = tp->rxq_cnt;
8613
8614 /* If RSS is enabled, we need a (dummy) producer ring
8615 * set on vector zero. This is the true hw prodring.
8616 */
8617 if (tg3_flag(tp, ENABLE_RSS))
8618 limit++;
8619
8620 for (i = 0; i < limit; i++) {
8621 struct tg3_napi *tnapi = &tp->napi[i];
8622
8623 if (tg3_rx_prodring_init(tp, &tnapi->prodring))
8624 goto err_out;
8625
8626 /* If multivector RSS is enabled, vector 0
8627 * does not handle rx or tx interrupts.
8628 * Don't allocate any resources for it.
8629 */
8630 if (!i && tg3_flag(tp, ENABLE_RSS))
8631 continue;
8632
ede23fa8
JP		 8633 tnapi->rx_rcb = dma_zalloc_coherent(&tp->pdev->dev,
8634 TG3_RX_RCB_RING_BYTES(tp),
8635 &tnapi->rx_rcb_mapping,
8636 GFP_KERNEL);
49a359e3
MC		 8637 if (!tnapi->rx_rcb)
8638 goto err_out;
49a359e3
MC		 8639 }
8640
8641 return 0;
8642
8643err_out:
8644 tg3_mem_rx_release(tp);
8645 return -ENOMEM;
8646}
8647
8648/*
8649 * Must not be invoked with interrupt sources disabled and
8650 * the hardware shutdown down.
8651 */
8652static void tg3_free_consistent(struct tg3 *tp)
8653{
8654 int i;
8655
8656 for (i = 0; i < tp->irq_cnt; i++) {
8657 struct tg3_napi *tnapi = &tp->napi[i];
8658
f77a6a8e 8659 if (tnapi->hw_status) {
4bae65c8
MC		 8660 dma_free_coherent(&tp->pdev->dev, TG3_HW_STATUS_SIZE,
8661 tnapi->hw_status,
8662 tnapi->status_mapping);
f77a6a8e
MC		 8663 tnapi->hw_status = NULL;
8664 }
1da177e4 8665 }
f77a6a8e 8666
49a359e3
MC		 8667 tg3_mem_rx_release(tp);
8668 tg3_mem_tx_release(tp);
8669
1da177e4 8670 if (tp->hw_stats) {
4bae65c8
MC		 8671 dma_free_coherent(&tp->pdev->dev, sizeof(struct tg3_hw_stats),
8672 tp->hw_stats, tp->stats_mapping);
1da177e4
LT		 8673 tp->hw_stats = NULL;
8674 }
8675}
8676
8677/*
8678 * Must not be invoked with interrupt sources disabled and
8679 * the hardware shutdown down. Can sleep.
8680 */
8681static int tg3_alloc_consistent(struct tg3 *tp)
8682{
f77a6a8e 8683 int i;
898a56f8 8684
ede23fa8
JP		 8685 tp->hw_stats = dma_zalloc_coherent(&tp->pdev->dev,
8686 sizeof(struct tg3_hw_stats),
8687 &tp->stats_mapping, GFP_KERNEL);
f77a6a8e 8688 if (!tp->hw_stats)
1da177e4
LT		 8689 goto err_out;
8690
f77a6a8e
MC		 8691 for (i = 0; i < tp->irq_cnt; i++) {
8692 struct tg3_napi *tnapi = &tp->napi[i];
8d9d7cfc 8693 struct tg3_hw_status *sblk;
1da177e4 8694
ede23fa8
JP		 8695 tnapi->hw_status = dma_zalloc_coherent(&tp->pdev->dev,
8696 TG3_HW_STATUS_SIZE,
8697 &tnapi->status_mapping,
8698 GFP_KERNEL);
f77a6a8e
MC		 8699 if (!tnapi->hw_status)
8700 goto err_out;
898a56f8 8701
8d9d7cfc
MC		 8702 sblk = tnapi->hw_status;
8703
49a359e3 8704 if (tg3_flag(tp, ENABLE_RSS)) {
86449944 8705 u16 *prodptr = NULL;
8fea32b9 8706
49a359e3
MC		 8707 /*
8708 * When RSS is enabled, the status block format changes
8709 * slightly. The "rx_jumbo_consumer", "reserved",
8710 * and "rx_mini_consumer" members get mapped to the
8711 * other three rx return ring producer indexes.
8712 */
8713 switch (i) {
8714 case 1:
8715 prodptr = &sblk->idx[0].rx_producer;
8716 break;
8717 case 2:
8718 prodptr = &sblk->rx_jumbo_consumer;
8719 break;
8720 case 3:
8721 prodptr = &sblk->reserved;
8722 break;
8723 case 4:
8724 prodptr = &sblk->rx_mini_consumer;
f891ea16
MC		 8725 break;
8726 }
49a359e3
MC		 8727 tnapi->rx_rcb_prod_idx = prodptr;
8728 } else {
8d9d7cfc 8729 tnapi->rx_rcb_prod_idx = &sblk->idx[0].rx_producer;
8d9d7cfc 8730 }
f77a6a8e 8731 }
1da177e4 8732
49a359e3
MC		 8733 if (tg3_mem_tx_acquire(tp) || tg3_mem_rx_acquire(tp))
8734 goto err_out;
8735
1da177e4
LT		 8736 return 0;
8737
8738err_out:
8739 tg3_free_consistent(tp);
8740 return -ENOMEM;
8741}
8742
8743#define MAX_WAIT_CNT 1000
8744
8745/* To stop a block, clear the enable bit and poll till it
8746 * clears. tp->lock is held.
8747 */
953c96e0 8748static int tg3_stop_block(struct tg3 *tp, unsigned long ofs, u32 enable_bit, bool silent)
1da177e4
LT		 8749{
8750 unsigned int i;
8751 u32 val;
8752
63c3a66f 8753 if (tg3_flag(tp, 5705_PLUS)) {
1da177e4
LT		 8754 switch (ofs) {
8755 case RCVLSC_MODE:
8756 case DMAC_MODE:
8757 case MBFREE_MODE:
8758 case BUFMGR_MODE:
8759 case MEMARB_MODE:
8760 /* We can't enable/disable these bits of the
8761 * 5705/5750, just say success.
8762 */
8763 return 0;
8764
8765 default:
8766 break;
855e1111 8767 }
1da177e4
LT		 8768 }
8769
8770 val = tr32(ofs);
8771 val &= ~enable_bit;
8772 tw32_f(ofs, val);
8773
8774 for (i = 0; i < MAX_WAIT_CNT; i++) {
6d446ec3
GS		 8775 if (pci_channel_offline(tp->pdev)) {
8776 dev_err(&tp->pdev->dev,
8777 "tg3_stop_block device offline, "
8778 "ofs=%lx enable_bit=%x\n",
8779 ofs, enable_bit);
8780 return -ENODEV;
8781 }
8782
1da177e4
LT		 8783 udelay(100);
8784 val = tr32(ofs);
8785 if ((val & enable_bit) == 0)
8786 break;
8787 }
8788
b3b7d6be 8789 if (i == MAX_WAIT_CNT && !silent) {
2445e461
MC		 8790 dev_err(&tp->pdev->dev,
8791 "tg3_stop_block timed out, ofs=%lx enable_bit=%x\n",
8792 ofs, enable_bit);
1da177e4
LT		 8793 return -ENODEV;
8794 }
8795
8796 return 0;
8797}
8798
8799/* tp->lock is held. */
953c96e0 8800static int tg3_abort_hw(struct tg3 *tp, bool silent)
1da177e4
LT		 8801{
8802 int i, err;
8803
8804 tg3_disable_ints(tp);
8805
6d446ec3
GS		 8806 if (pci_channel_offline(tp->pdev)) {
8807 tp->rx_mode &= ~(RX_MODE_ENABLE | TX_MODE_ENABLE);
8808 tp->mac_mode &= ~MAC_MODE_TDE_ENABLE;
8809 err = -ENODEV;
8810 goto err_no_dev;
8811 }
8812
1da177e4
LT		 8813 tp->rx_mode &= ~RX_MODE_ENABLE;
8814 tw32_f(MAC_RX_MODE, tp->rx_mode);
8815 udelay(10);
8816
b3b7d6be
DM		 8817 err = tg3_stop_block(tp, RCVBDI_MODE, RCVBDI_MODE_ENABLE, silent);
8818 err |= tg3_stop_block(tp, RCVLPC_MODE, RCVLPC_MODE_ENABLE, silent);
8819 err |= tg3_stop_block(tp, RCVLSC_MODE, RCVLSC_MODE_ENABLE, silent);
8820 err |= tg3_stop_block(tp, RCVDBDI_MODE, RCVDBDI_MODE_ENABLE, silent);
8821 err |= tg3_stop_block(tp, RCVDCC_MODE, RCVDCC_MODE_ENABLE, silent);
8822 err |= tg3_stop_block(tp, RCVCC_MODE, RCVCC_MODE_ENABLE, silent);
8823
8824 err |= tg3_stop_block(tp, SNDBDS_MODE, SNDBDS_MODE_ENABLE, silent);
8825 err |= tg3_stop_block(tp, SNDBDI_MODE, SNDBDI_MODE_ENABLE, silent);
8826 err |= tg3_stop_block(tp, SNDDATAI_MODE, SNDDATAI_MODE_ENABLE, silent);
8827 err |= tg3_stop_block(tp, RDMAC_MODE, RDMAC_MODE_ENABLE, silent);
8828 err |= tg3_stop_block(tp, SNDDATAC_MODE, SNDDATAC_MODE_ENABLE, silent);
8829 err |= tg3_stop_block(tp, DMAC_MODE, DMAC_MODE_ENABLE, silent);
8830 err |= tg3_stop_block(tp, SNDBDC_MODE, SNDBDC_MODE_ENABLE, silent);
1da177e4
LT		 8831
8832 tp->mac_mode &= ~MAC_MODE_TDE_ENABLE;
8833 tw32_f(MAC_MODE, tp->mac_mode);
8834 udelay(40);
8835
8836 tp->tx_mode &= ~TX_MODE_ENABLE;
8837 tw32_f(MAC_TX_MODE, tp->tx_mode);
8838
8839 for (i = 0; i < MAX_WAIT_CNT; i++) {
8840 udelay(100);
8841 if (!(tr32(MAC_TX_MODE) & TX_MODE_ENABLE))
8842 break;
8843 }
8844 if (i >= MAX_WAIT_CNT) {
ab96b241
MC		 8845 dev_err(&tp->pdev->dev,
8846 "%s timed out, TX_MODE_ENABLE will not clear "
8847 "MAC_TX_MODE=%08x\n", __func__, tr32(MAC_TX_MODE));
e6de8ad1 8848 err |= -ENODEV;
1da177e4
LT		 8849 }
8850
e6de8ad1 8851 err |= tg3_stop_block(tp, HOSTCC_MODE, HOSTCC_MODE_ENABLE, silent);
b3b7d6be
DM		 8852 err |= tg3_stop_block(tp, WDMAC_MODE, WDMAC_MODE_ENABLE, silent);
8853 err |= tg3_stop_block(tp, MBFREE_MODE, MBFREE_MODE_ENABLE, silent);
1da177e4
LT		 8854
8855 tw32(FTQ_RESET, 0xffffffff);
8856 tw32(FTQ_RESET, 0x00000000);
8857
b3b7d6be
DM		 8858 err |= tg3_stop_block(tp, BUFMGR_MODE, BUFMGR_MODE_ENABLE, silent);
8859 err |= tg3_stop_block(tp, MEMARB_MODE, MEMARB_MODE_ENABLE, silent);
1da177e4 8860
6d446ec3 8861err_no_dev:
f77a6a8e
MC		 8862 for (i = 0; i < tp->irq_cnt; i++) {
8863 struct tg3_napi *tnapi = &tp->napi[i];
8864 if (tnapi->hw_status)
8865 memset(tnapi->hw_status, 0, TG3_HW_STATUS_SIZE);
8866 }
1da177e4 8867
1da177e4
LT		 8868 return err;
8869}
8870
ee6a99b5
MC		 8871/* Save PCI command register before chip reset */
8872static void tg3_save_pci_state(struct tg3 *tp)
8873{
8a6eac90 8874 pci_read_config_word(tp->pdev, PCI_COMMAND, &tp->pci_cmd);
ee6a99b5
MC		 8875}
8876
8877/* Restore PCI state after chip reset */
8878static void tg3_restore_pci_state(struct tg3 *tp)
8879{
8880 u32 val;
8881
8882 /* Re-enable indirect register accesses. */
8883 pci_write_config_dword(tp->pdev, TG3PCI_MISC_HOST_CTRL,
8884 tp->misc_host_ctrl);
8885
8886 /* Set MAX PCI retry to zero. */
8887 val = (PCISTATE_ROM_ENABLE | PCISTATE_ROM_RETRY_ENABLE);
4153577a 8888 if (tg3_chip_rev_id(tp) == CHIPREV_ID_5704_A0 &&
63c3a66f 8889 tg3_flag(tp, PCIX_MODE))
ee6a99b5 8890 val |= PCISTATE_RETRY_SAME_DMA;
0d3031d9 8891 /* Allow reads and writes to the APE register and memory space. */
63c3a66f 8892 if (tg3_flag(tp, ENABLE_APE))
0d3031d9 8893 val |= PCISTATE_ALLOW_APE_CTLSPC_WR |
f92d9dc1
MC		 8894 PCISTATE_ALLOW_APE_SHMEM_WR |
8895 PCISTATE_ALLOW_APE_PSPACE_WR;
ee6a99b5
MC		 8896 pci_write_config_dword(tp->pdev, TG3PCI_PCISTATE, val);
8897
8a6eac90 8898 pci_write_config_word(tp->pdev, PCI_COMMAND, tp->pci_cmd);
ee6a99b5 8899
2c55a3d0
MC		 8900 if (!tg3_flag(tp, PCI_EXPRESS)) {
8901 pci_write_config_byte(tp->pdev, PCI_CACHE_LINE_SIZE,
8902 tp->pci_cacheline_sz);
8903 pci_write_config_byte(tp->pdev, PCI_LATENCY_TIMER,
8904 tp->pci_lat_timer);
114342f2 8905 }
5f5c51e3 8906
ee6a99b5 8907 /* Make sure PCI-X relaxed ordering bit is clear. */
63c3a66f 8908 if (tg3_flag(tp, PCIX_MODE)) {
9974a356
MC		 8909 u16 pcix_cmd;
8910
8911 pci_read_config_word(tp->pdev, tp->pcix_cap + PCI_X_CMD,
8912 &pcix_cmd);
8913 pcix_cmd &= ~PCI_X_CMD_ERO;
8914 pci_write_config_word(tp->pdev, tp->pcix_cap + PCI_X_CMD,
8915 pcix_cmd);
8916 }
ee6a99b5 8917
63c3a66f 8918 if (tg3_flag(tp, 5780_CLASS)) {
ee6a99b5
MC		 8919
8920 /* Chip reset on 5780 will reset MSI enable bit,
8921 * so need to restore it.
8922 */
63c3a66f 8923 if (tg3_flag(tp, USING_MSI)) {
ee6a99b5
MC		 8924 u16 ctrl;
8925
8926 pci_read_config_word(tp->pdev,
8927 tp->msi_cap + PCI_MSI_FLAGS,
8928 &ctrl);
8929 pci_write_config_word(tp->pdev,
8930 tp->msi_cap + PCI_MSI_FLAGS,
8931 ctrl | PCI_MSI_FLAGS_ENABLE);
8932 val = tr32(MSGINT_MODE);
8933 tw32(MSGINT_MODE, val | MSGINT_MODE_ENABLE);
8934 }
8935 }
8936}
8937
f82995b6
NS		 8938static void tg3_override_clk(struct tg3 *tp)
8939{
8940 u32 val;
8941
8942 switch (tg3_asic_rev(tp)) {
8943 case ASIC_REV_5717:
8944 val = tr32(TG3_CPMU_CLCK_ORIDE_ENABLE);
8945 tw32(TG3_CPMU_CLCK_ORIDE_ENABLE, val |
8946 TG3_CPMU_MAC_ORIDE_ENABLE);
8947 break;
8948
8949 case ASIC_REV_5719:
8950 case ASIC_REV_5720:
8951 tw32(TG3_CPMU_CLCK_ORIDE, CPMU_CLCK_ORIDE_MAC_ORIDE_EN);
8952 break;
8953
8954 default:
8955 return;
8956 }
8957}
8958
8959static void tg3_restore_clk(struct tg3 *tp)
8960{
8961 u32 val;
8962
8963 switch (tg3_asic_rev(tp)) {
8964 case ASIC_REV_5717:
8965 val = tr32(TG3_CPMU_CLCK_ORIDE_ENABLE);
8966 tw32(TG3_CPMU_CLCK_ORIDE_ENABLE,
8967 val & ~TG3_CPMU_MAC_ORIDE_ENABLE);
8968 break;
8969
8970 case ASIC_REV_5719:
8971 case ASIC_REV_5720:
8972 val = tr32(TG3_CPMU_CLCK_ORIDE);
8973 tw32(TG3_CPMU_CLCK_ORIDE, val & ~CPMU_CLCK_ORIDE_MAC_ORIDE_EN);
8974 break;
8975
8976 default:
8977 return;
8978 }
8979}
8980
1da177e4
LT		 8981/* tp->lock is held. */
8982static int tg3_chip_reset(struct tg3 *tp)
8983{
8984 u32 val;
1ee582d8 8985 void (*write_op)(struct tg3 *, u32, u32);
4f125f42 8986 int i, err;
1da177e4 8987
8496e85c
RW		 8988 if (!pci_device_is_present(tp->pdev))
8989 return -ENODEV;
8990
f49639e6
DM		 8991 tg3_nvram_lock(tp);
8992
77b483f1
MC		 8993 tg3_ape_lock(tp, TG3_APE_LOCK_GRC);
8994
f49639e6
DM		 8995 /* No matching tg3_nvram_unlock() after this because
8996 * chip reset below will undo the nvram lock.
8997 */
8998 tp->nvram_lock_cnt = 0;
1da177e4 8999
ee6a99b5
MC		 9000 /* GRC_MISC_CFG core clock reset will clear the memory
9001 * enable bit in PCI register 4 and the MSI enable bit
9002 * on some chips, so we save relevant registers here.
9003 */
9004 tg3_save_pci_state(tp);
9005
4153577a 9006 if (tg3_asic_rev(tp) == ASIC_REV_5752 ||
63c3a66f 9007 tg3_flag(tp, 5755_PLUS))
d9ab5ad1
MC		 9008 tw32(GRC_FASTBOOT_PC, 0);
9009
1da177e4
LT		 9010 /*
9011 * We must avoid the readl() that normally takes place.
9012 * It locks machines, causes machine checks, and other
9013 * fun things. So, temporarily disable the 5701
9014 * hardware workaround, while we do the reset.
9015 */
1ee582d8
MC		 9016 write_op = tp->write32;
9017 if (write_op == tg3_write_flush_reg32)
9018 tp->write32 = tg3_write32;
1da177e4 9019
d18edcb2
MC		 9020 /* Prevent the irq handler from reading or writing PCI registers
9021 * during chip reset when the memory enable bit in the PCI command
9022 * register may be cleared. The chip does not generate interrupt
9023 * at this time, but the irq handler may still be called due to irq
9024 * sharing or irqpoll.
9025 */
63c3a66f 9026 tg3_flag_set(tp, CHIP_RESETTING);
f77a6a8e
MC		 9027 for (i = 0; i < tp->irq_cnt; i++) {
9028 struct tg3_napi *tnapi = &tp->napi[i];
9029 if (tnapi->hw_status) {
9030 tnapi->hw_status->status = 0;
9031 tnapi->hw_status->status_tag = 0;
9032 }
9033 tnapi->last_tag = 0;
9034 tnapi->last_irq_tag = 0;
b8fa2f3a 9035 }
d18edcb2 9036 smp_mb();
4f125f42
MC		 9037
9038 for (i = 0; i < tp->irq_cnt; i++)
9039 synchronize_irq(tp->napi[i].irq_vec);
d18edcb2 9040
4153577a 9041 if (tg3_asic_rev(tp) == ASIC_REV_57780) {
255ca311
MC		 9042 val = tr32(TG3_PCIE_LNKCTL) & ~TG3_PCIE_LNKCTL_L1_PLL_PD_EN;
9043 tw32(TG3_PCIE_LNKCTL, val | TG3_PCIE_LNKCTL_L1_PLL_PD_DIS);
9044 }
9045
1da177e4
LT		 9046 /* do the reset */
9047 val = GRC_MISC_CFG_CORECLK_RESET;
9048
63c3a66f 9049 if (tg3_flag(tp, PCI_EXPRESS)) {
88075d91 9050 /* Force PCIe 1.0a mode */
4153577a 9051 if (tg3_asic_rev(tp) != ASIC_REV_5785 &&
63c3a66f 9052 !tg3_flag(tp, 57765_PLUS) &&
88075d91
MC		 9053 tr32(TG3_PCIE_PHY_TSTCTL) ==
9054 (TG3_PCIE_PHY_TSTCTL_PCIE10 | TG3_PCIE_PHY_TSTCTL_PSCRAM))
9055 tw32(TG3_PCIE_PHY_TSTCTL, TG3_PCIE_PHY_TSTCTL_PSCRAM);
9056
4153577a 9057 if (tg3_chip_rev_id(tp) != CHIPREV_ID_5750_A0) {
1da177e4
LT		 9058 tw32(GRC_MISC_CFG, (1 << 29));
9059 val |= (1 << 29);
9060 }
9061 }
9062
4153577a 9063 if (tg3_asic_rev(tp) == ASIC_REV_5906) {
b5d3772c
MC		 9064 tw32(VCPU_STATUS, tr32(VCPU_STATUS) | VCPU_STATUS_DRV_RESET);
9065 tw32(GRC_VCPU_EXT_CTRL,
9066 tr32(GRC_VCPU_EXT_CTRL) & ~GRC_VCPU_EXT_CTRL_HALT_CPU);
9067 }
9068
f82995b6
NS		 9069 /* Set the clock to the highest frequency to avoid timeouts. With link
9070 * aware mode, the clock speed could be slow and bootcode does not
9071 * complete within the expected time. Override the clock to allow the
9072 * bootcode to finish sooner and then restore it.
9073 */
9074 tg3_override_clk(tp);
9075
f37500d3 9076 /* Manage gphy power for all CPMU absent PCIe devices. */
63c3a66f 9077 if (tg3_flag(tp, 5705_PLUS) && !tg3_flag(tp, CPMU_PRESENT))
1da177e4 9078 val |= GRC_MISC_CFG_KEEP_GPHY_POWER;
f37500d3 9079
1da177e4
LT		 9080 tw32(GRC_MISC_CFG, val);
9081
1ee582d8
MC		 9082 /* restore 5701 hardware bug workaround write method */
9083 tp->write32 = write_op;
1da177e4
LT		 9084
9085 /* Unfortunately, we have to delay before the PCI read back.
9086 * Some 575X chips even will not respond to a PCI cfg access
9087 * when the reset command is given to the chip.
9088 *
9089 * How do these hardware designers expect things to work
9090 * properly if the PCI write is posted for a long period
9091 * of time? It is always necessary to have some method by
9092 * which a register read back can occur to push the write
9093 * out which does the reset.
9094 *
9095 * For most tg3 variants the trick below was working.
9096 * Ho hum...
9097 */
9098 udelay(120);
9099
9100 /* Flush PCI posted writes. The normal MMIO registers
9101 * are inaccessible at this time so this is the only
9102 * way to make this reliably (actually, this is no longer
9103 * the case, see above). I tried to use indirect
9104 * register read/write but this upset some 5701 variants.
9105 */
9106 pci_read_config_dword(tp->pdev, PCI_COMMAND, &val);
9107
9108 udelay(120);
9109
0f49bfbd 9110 if (tg3_flag(tp, PCI_EXPRESS) && pci_is_pcie(tp->pdev)) {
e7126997
MC		 9111 u16 val16;
9112
4153577a 9113 if (tg3_chip_rev_id(tp) == CHIPREV_ID_5750_A0) {
86449944 9114 int j;
1da177e4
LT		 9115 u32 cfg_val;
9116
9117 /* Wait for link training to complete. */
86449944 9118 for (j = 0; j < 5000; j++)
1da177e4
LT		 9119 udelay(100);
9120
9121 pci_read_config_dword(tp->pdev, 0xc4, &cfg_val);
9122 pci_write_config_dword(tp->pdev, 0xc4,
9123 cfg_val | (1 << 15));
9124 }
5e7dfd0f 9125
e7126997 9126 /* Clear the "no snoop" and "relaxed ordering" bits. */
0f49bfbd 9127 val16 = PCI_EXP_DEVCTL_RELAX_EN | PCI_EXP_DEVCTL_NOSNOOP_EN;
e7126997
MC		 9128 /*
9129 * Older PCIe devices only support the 128 byte
9130 * MPS setting. Enforce the restriction.
5e7dfd0f 9131 */
63c3a66f 9132 if (!tg3_flag(tp, CPMU_PRESENT))
0f49bfbd
JL		 9133 val16 |= PCI_EXP_DEVCTL_PAYLOAD;
9134 pcie_capability_clear_word(tp->pdev, PCI_EXP_DEVCTL, val16);
5e7dfd0f 9135
5e7dfd0f 9136 /* Clear error status */
0f49bfbd 9137 pcie_capability_write_word(tp->pdev, PCI_EXP_DEVSTA,
5e7dfd0f
MC		 9138 PCI_EXP_DEVSTA_CED |
9139 PCI_EXP_DEVSTA_NFED |
9140 PCI_EXP_DEVSTA_FED |
9141 PCI_EXP_DEVSTA_URD);
1da177e4
LT		 9142 }
9143
ee6a99b5 9144 tg3_restore_pci_state(tp);
1da177e4 9145
63c3a66f
JP		 9146 tg3_flag_clear(tp, CHIP_RESETTING);
9147 tg3_flag_clear(tp, ERROR_PROCESSED);
d18edcb2 9148
ee6a99b5 9149 val = 0;
63c3a66f 9150 if (tg3_flag(tp, 5780_CLASS))
4cf78e4f 9151 val = tr32(MEMARB_MODE);
ee6a99b5 9152 tw32(MEMARB_MODE, val | MEMARB_MODE_ENABLE);
1da177e4 9153
4153577a 9154 if (tg3_chip_rev_id(tp) == CHIPREV_ID_5750_A3) {
1da177e4
LT		 9155 tg3_stop_fw(tp);
9156 tw32(0x5000, 0x400);
9157 }
9158
7e6c63f0
HM		 9159 if (tg3_flag(tp, IS_SSB_CORE)) {
9160 /*
9161 * BCM4785: In order to avoid repercussions from using
9162 * potentially defective internal ROM, stop the Rx RISC CPU,
9163 * which is not required.
9164 */
9165 tg3_stop_fw(tp);
9166 tg3_halt_cpu(tp, RX_CPU_BASE);
9167 }
9168
fb03a43f
NS		 9169 err = tg3_poll_fw(tp);
9170 if (err)
9171 return err;
9172
1da177e4
LT		 9173 tw32(GRC_MODE, tp->grc_mode);
9174
4153577a 9175 if (tg3_chip_rev_id(tp) == CHIPREV_ID_5705_A0) {
ab0049b4 9176 val = tr32(0xc4);
1da177e4
LT		 9177
9178 tw32(0xc4, val | (1 << 15));
9179 }
9180
9181 if ((tp->nic_sram_data_cfg & NIC_SRAM_DATA_CFG_MINI_PCI) != 0 &&
4153577a 9182 tg3_asic_rev(tp) == ASIC_REV_5705) {
1da177e4 9183 tp->pci_clock_ctrl |= CLOCK_CTRL_CLKRUN_OENABLE;
4153577a 9184 if (tg3_chip_rev_id(tp) == CHIPREV_ID_5705_A0)
1da177e4
LT		 9185 tp->pci_clock_ctrl |= CLOCK_CTRL_FORCE_CLKRUN;
9186 tw32(TG3PCI_CLOCK_CTRL, tp->pci_clock_ctrl);
9187 }
9188
f07e9af3 9189 if (tp->phy_flags & TG3_PHYFLG_PHY_SERDES) {
9e975cc2 9190 tp->mac_mode = MAC_MODE_PORT_MODE_TBI;
d2394e6b 9191 val = tp->mac_mode;
f07e9af3 9192 } else if (tp->phy_flags & TG3_PHYFLG_MII_SERDES) {
9e975cc2 9193 tp->mac_mode = MAC_MODE_PORT_MODE_GMII;
d2394e6b 9194 val = tp->mac_mode;
1da177e4 9195 } else
d2394e6b
MC		 9196 val = 0;
9197
9198 tw32_f(MAC_MODE, val);
1da177e4
LT		 9199 udelay(40);
9200
77b483f1
MC		 9201 tg3_ape_unlock(tp, TG3_APE_LOCK_GRC);
9202
0a9140cf
MC		 9203 tg3_mdio_start(tp);
9204
63c3a66f 9205 if (tg3_flag(tp, PCI_EXPRESS) &&
4153577a
JP		 9206 tg3_chip_rev_id(tp) != CHIPREV_ID_5750_A0 &&
9207 tg3_asic_rev(tp) != ASIC_REV_5785 &&
63c3a66f 9208 !tg3_flag(tp, 57765_PLUS)) {
ab0049b4 9209 val = tr32(0x7c00);
1da177e4
LT		 9210
9211 tw32(0x7c00, val | (1 << 25));
9212 }
9213
f82995b6 9214 tg3_restore_clk(tp);
d78b59f5 9215
1da177e4 9216 /* Reprobe ASF enable state. */
63c3a66f 9217 tg3_flag_clear(tp, ENABLE_ASF);
942d1af0
NS		 9218 tp->phy_flags &= ~(TG3_PHYFLG_1G_ON_VAUX_OK |
9219 TG3_PHYFLG_KEEP_LINK_ON_PWRDN);
9220
63c3a66f 9221 tg3_flag_clear(tp, ASF_NEW_HANDSHAKE);
1da177e4
LT		 9222 tg3_read_mem(tp, NIC_SRAM_DATA_SIG, &val);
9223 if (val == NIC_SRAM_DATA_SIG_MAGIC) {
9224 u32 nic_cfg;
9225
9226 tg3_read_mem(tp, NIC_SRAM_DATA_CFG, &nic_cfg);
9227 if (nic_cfg & NIC_SRAM_DATA_CFG_ASF_ENABLE) {
63c3a66f 9228 tg3_flag_set(tp, ENABLE_ASF);
4ba526ce 9229 tp->last_event_jiffies = jiffies;
63c3a66f
JP		 9230 if (tg3_flag(tp, 5750_PLUS))
9231 tg3_flag_set(tp, ASF_NEW_HANDSHAKE);
942d1af0
NS		 9232
9233 tg3_read_mem(tp, NIC_SRAM_DATA_CFG_3, &nic_cfg);
9234 if (nic_cfg & NIC_SRAM_1G_ON_VAUX_OK)
9235 tp->phy_flags |= TG3_PHYFLG_1G_ON_VAUX_OK;
9236 if (nic_cfg & NIC_SRAM_LNK_FLAP_AVOID)
9237 tp->phy_flags |= TG3_PHYFLG_KEEP_LINK_ON_PWRDN;
1da177e4
LT		 9238 }
9239 }
9240
9241 return 0;
9242}
9243
65ec698d
MC		 9244static void tg3_get_nstats(struct tg3 *, struct rtnl_link_stats64 *);
9245static void tg3_get_estats(struct tg3 *, struct tg3_ethtool_stats *);
e565eec3 9246static void __tg3_set_rx_mode(struct net_device *);
92feeabf 9247
1da177e4 9248/* tp->lock is held. */
953c96e0 9249static int tg3_halt(struct tg3 *tp, int kind, bool silent)
1da177e4
LT		 9250{
9251 int err;
9252
9253 tg3_stop_fw(tp);
9254
944d980e 9255 tg3_write_sig_pre_reset(tp, kind);
1da177e4 9256
b3b7d6be 9257 tg3_abort_hw(tp, silent);
1da177e4
LT		 9258 err = tg3_chip_reset(tp);
9259
953c96e0 9260 __tg3_set_mac_addr(tp, false);
daba2a63 9261
944d980e
MC		 9262 tg3_write_sig_legacy(tp, kind);
9263 tg3_write_sig_post_reset(tp, kind);
1da177e4 9264
92feeabf
MC		 9265 if (tp->hw_stats) {
9266 /* Save the stats across chip resets... */
b4017c53 9267 tg3_get_nstats(tp, &tp->net_stats_prev);
92feeabf
MC		 9268 tg3_get_estats(tp, &tp->estats_prev);
9269
9270 /* And make sure the next sample is new data */
9271 memset(tp->hw_stats, 0, sizeof(struct tg3_hw_stats));
9272 }
9273
4bc814ab 9274 return err;
1da177e4
LT		 9275}
9276
1da177e4
LT		 9277static int tg3_set_mac_addr(struct net_device *dev, void *p)
9278{
9279 struct tg3 *tp = netdev_priv(dev);
9280 struct sockaddr *addr = p;
953c96e0
JP		 9281 int err = 0;
9282 bool skip_mac_1 = false;
1da177e4 9283
f9804ddb 9284 if (!is_valid_ether_addr(addr->sa_data))
504f9b5a 9285 return -EADDRNOTAVAIL;
f9804ddb 9286
1da177e4
LT		 9287 memcpy(dev->dev_addr, addr->sa_data, dev->addr_len);
9288
e75f7c90
MC		 9289 if (!netif_running(dev))
9290 return 0;
9291
63c3a66f 9292 if (tg3_flag(tp, ENABLE_ASF)) {
986e0aeb 9293 u32 addr0_high, addr0_low, addr1_high, addr1_low;
58712ef9 9294
986e0aeb
MC		 9295 addr0_high = tr32(MAC_ADDR_0_HIGH);
9296 addr0_low = tr32(MAC_ADDR_0_LOW);
9297 addr1_high = tr32(MAC_ADDR_1_HIGH);
9298 addr1_low = tr32(MAC_ADDR_1_LOW);
9299
9300 /* Skip MAC addr 1 if ASF is using it. */
9301 if ((addr0_high != addr1_high || addr0_low != addr1_low) &&
9302 !(addr1_high == 0 && addr1_low == 0))
953c96e0 9303 skip_mac_1 = true;
58712ef9 9304 }
986e0aeb
MC		 9305 spin_lock_bh(&tp->lock);
9306 __tg3_set_mac_addr(tp, skip_mac_1);
e565eec3 9307 __tg3_set_rx_mode(dev);
986e0aeb 9308 spin_unlock_bh(&tp->lock);
1da177e4 9309
b9ec6c1b 9310 return err;
1da177e4
LT		 9311}
9312
9313/* tp->lock is held. */
9314static void tg3_set_bdinfo(struct tg3 *tp, u32 bdinfo_addr,
9315 dma_addr_t mapping, u32 maxlen_flags,
9316 u32 nic_addr)
9317{
9318 tg3_write_mem(tp,
9319 (bdinfo_addr + TG3_BDINFO_HOST_ADDR + TG3_64BIT_REG_HIGH),
9320 ((u64) mapping >> 32));
9321 tg3_write_mem(tp,
9322 (bdinfo_addr + TG3_BDINFO_HOST_ADDR + TG3_64BIT_REG_LOW),
9323 ((u64) mapping & 0xffffffff));
9324 tg3_write_mem(tp,
9325 (bdinfo_addr + TG3_BDINFO_MAXLEN_FLAGS),
9326 maxlen_flags);
9327
63c3a66f 9328 if (!tg3_flag(tp, 5705_PLUS))
1da177e4
LT		 9329 tg3_write_mem(tp,
9330 (bdinfo_addr + TG3_BDINFO_NIC_ADDR),
9331 nic_addr);
9332}
9333
a489b6d9
MC		 9334
9335static void tg3_coal_tx_init(struct tg3 *tp, struct ethtool_coalesce *ec)
15f9850d 9336{
a489b6d9 9337 int i = 0;
b6080e12 9338
63c3a66f 9339 if (!tg3_flag(tp, ENABLE_TSS)) {
b6080e12
MC		 9340 tw32(HOSTCC_TXCOL_TICKS, ec->tx_coalesce_usecs);
9341 tw32(HOSTCC_TXMAX_FRAMES, ec->tx_max_coalesced_frames);
9342 tw32(HOSTCC_TXCOAL_MAXF_INT, ec->tx_max_coalesced_frames_irq);
b6080e12
MC		 9343 } else {
9344 tw32(HOSTCC_TXCOL_TICKS, 0);
9345 tw32(HOSTCC_TXMAX_FRAMES, 0);
9346 tw32(HOSTCC_TXCOAL_MAXF_INT, 0);
a489b6d9
MC		 9347
9348 for (; i < tp->txq_cnt; i++) {
9349 u32 reg;
9350
9351 reg = HOSTCC_TXCOL_TICKS_VEC1 + i * 0x18;
9352 tw32(reg, ec->tx_coalesce_usecs);
9353 reg = HOSTCC_TXMAX_FRAMES_VEC1 + i * 0x18;
9354 tw32(reg, ec->tx_max_coalesced_frames);
9355 reg = HOSTCC_TXCOAL_MAXF_INT_VEC1 + i * 0x18;
9356 tw32(reg, ec->tx_max_coalesced_frames_irq);
9357 }
19cfaecc 9358 }
b6080e12 9359
a489b6d9
MC		 9360 for (; i < tp->irq_max - 1; i++) {
9361 tw32(HOSTCC_TXCOL_TICKS_VEC1 + i * 0x18, 0);
9362 tw32(HOSTCC_TXMAX_FRAMES_VEC1 + i * 0x18, 0);
9363 tw32(HOSTCC_TXCOAL_MAXF_INT_VEC1 + i * 0x18, 0);
9364 }
9365}
9366
9367static void tg3_coal_rx_init(struct tg3 *tp, struct ethtool_coalesce *ec)
9368{
9369 int i = 0;
9370 u32 limit = tp->rxq_cnt;
9371
63c3a66f 9372 if (!tg3_flag(tp, ENABLE_RSS)) {
19cfaecc
MC		 9373 tw32(HOSTCC_RXCOL_TICKS, ec->rx_coalesce_usecs);
9374 tw32(HOSTCC_RXMAX_FRAMES, ec->rx_max_coalesced_frames);
9375 tw32(HOSTCC_RXCOAL_MAXF_INT, ec->rx_max_coalesced_frames_irq);
a489b6d9 9376 limit--;
19cfaecc 9377 } else {
b6080e12
MC		 9378 tw32(HOSTCC_RXCOL_TICKS, 0);
9379 tw32(HOSTCC_RXMAX_FRAMES, 0);
9380 tw32(HOSTCC_RXCOAL_MAXF_INT, 0);
15f9850d 9381 }
b6080e12 9382
a489b6d9 9383 for (; i < limit; i++) {
b6080e12
MC		 9384 u32 reg;
9385
9386 reg = HOSTCC_RXCOL_TICKS_VEC1 + i * 0x18;
9387 tw32(reg, ec->rx_coalesce_usecs);
b6080e12
MC		 9388 reg = HOSTCC_RXMAX_FRAMES_VEC1 + i * 0x18;
9389 tw32(reg, ec->rx_max_coalesced_frames);
b6080e12
MC		 9390 reg = HOSTCC_RXCOAL_MAXF_INT_VEC1 + i * 0x18;
9391 tw32(reg, ec->rx_max_coalesced_frames_irq);
b6080e12
MC		 9392 }
9393
9394 for (; i < tp->irq_max - 1; i++) {
9395 tw32(HOSTCC_RXCOL_TICKS_VEC1 + i * 0x18, 0);
b6080e12 9396 tw32(HOSTCC_RXMAX_FRAMES_VEC1 + i * 0x18, 0);
b6080e12 9397 tw32(HOSTCC_RXCOAL_MAXF_INT_VEC1 + i * 0x18, 0);
a489b6d9
MC		 9398 }
9399}
19cfaecc 9400
a489b6d9
MC		 9401static void __tg3_set_coalesce(struct tg3 *tp, struct ethtool_coalesce *ec)
9402{
9403 tg3_coal_tx_init(tp, ec);
9404 tg3_coal_rx_init(tp, ec);
9405
9406 if (!tg3_flag(tp, 5705_PLUS)) {
9407 u32 val = ec->stats_block_coalesce_usecs;
9408
9409 tw32(HOSTCC_RXCOAL_TICK_INT, ec->rx_coalesce_usecs_irq);
9410 tw32(HOSTCC_TXCOAL_TICK_INT, ec->tx_coalesce_usecs_irq);
9411
f4a46d1f 9412 if (!tp->link_up)
a489b6d9
MC		 9413 val = 0;
9414
9415 tw32(HOSTCC_STAT_COAL_TICKS, val);
b6080e12 9416 }
15f9850d 9417}
1da177e4 9418
328947ff
NS		 9419/* tp->lock is held. */
9420static void tg3_tx_rcbs_disable(struct tg3 *tp)
9421{
9422 u32 txrcb, limit;
9423
9424 /* Disable all transmit rings but the first. */
9425 if (!tg3_flag(tp, 5705_PLUS))
9426 limit = NIC_SRAM_SEND_RCB + TG3_BDINFO_SIZE * 16;
9427 else if (tg3_flag(tp, 5717_PLUS))
9428 limit = NIC_SRAM_SEND_RCB + TG3_BDINFO_SIZE * 4;
9429 else if (tg3_flag(tp, 57765_CLASS) ||
9430 tg3_asic_rev(tp) == ASIC_REV_5762)
9431 limit = NIC_SRAM_SEND_RCB + TG3_BDINFO_SIZE * 2;
9432 else
9433 limit = NIC_SRAM_SEND_RCB + TG3_BDINFO_SIZE;
9434
9435 for (txrcb = NIC_SRAM_SEND_RCB + TG3_BDINFO_SIZE;
9436 txrcb < limit; txrcb += TG3_BDINFO_SIZE)
9437 tg3_write_mem(tp, txrcb + TG3_BDINFO_MAXLEN_FLAGS,
9438 BDINFO_FLAGS_DISABLED);
9439}
9440
32ba19ef
NS		 9441/* tp->lock is held. */
9442static void tg3_tx_rcbs_init(struct tg3 *tp)
9443{
9444 int i = 0;
9445 u32 txrcb = NIC_SRAM_SEND_RCB;
9446
9447 if (tg3_flag(tp, ENABLE_TSS))
9448 i++;
9449
9450 for (; i < tp->irq_max; i++, txrcb += TG3_BDINFO_SIZE) {
9451 struct tg3_napi *tnapi = &tp->napi[i];
9452
9453 if (!tnapi->tx_ring)
9454 continue;
9455
9456 tg3_set_bdinfo(tp, txrcb, tnapi->tx_desc_mapping,
9457 (TG3_TX_RING_SIZE << BDINFO_FLAGS_MAXLEN_SHIFT),
9458 NIC_SRAM_TX_BUFFER_DESC);
9459 }
9460}
9461
328947ff
NS		 9462/* tp->lock is held. */
9463static void tg3_rx_ret_rcbs_disable(struct tg3 *tp)
9464{
9465 u32 rxrcb, limit;
9466
9467 /* Disable all receive return rings but the first. */
9468 if (tg3_flag(tp, 5717_PLUS))
9469 limit = NIC_SRAM_RCV_RET_RCB + TG3_BDINFO_SIZE * 17;
9470 else if (!tg3_flag(tp, 5705_PLUS))
9471 limit = NIC_SRAM_RCV_RET_RCB + TG3_BDINFO_SIZE * 16;
9472 else if (tg3_asic_rev(tp) == ASIC_REV_5755 ||
9473 tg3_asic_rev(tp) == ASIC_REV_5762 ||
9474 tg3_flag(tp, 57765_CLASS))
9475 limit = NIC_SRAM_RCV_RET_RCB + TG3_BDINFO_SIZE * 4;
9476 else
9477 limit = NIC_SRAM_RCV_RET_RCB + TG3_BDINFO_SIZE;
9478
9479 for (rxrcb = NIC_SRAM_RCV_RET_RCB + TG3_BDINFO_SIZE;
9480 rxrcb < limit; rxrcb += TG3_BDINFO_SIZE)
9481 tg3_write_mem(tp, rxrcb + TG3_BDINFO_MAXLEN_FLAGS,
9482 BDINFO_FLAGS_DISABLED);
9483}
9484
32ba19ef
NS		 9485/* tp->lock is held. */
9486static void tg3_rx_ret_rcbs_init(struct tg3 *tp)
9487{
9488 int i = 0;
9489 u32 rxrcb = NIC_SRAM_RCV_RET_RCB;
9490
9491 if (tg3_flag(tp, ENABLE_RSS))
9492 i++;
9493
9494 for (; i < tp->irq_max; i++, rxrcb += TG3_BDINFO_SIZE) {
9495 struct tg3_napi *tnapi = &tp->napi[i];
9496
9497 if (!tnapi->rx_rcb)
9498 continue;
9499
9500 tg3_set_bdinfo(tp, rxrcb, tnapi->rx_rcb_mapping,
9501 (tp->rx_ret_ring_mask + 1) <<
9502 BDINFO_FLAGS_MAXLEN_SHIFT, 0);
9503 }
9504}
9505
2d31ecaf
MC		 9506/* tp->lock is held. */
9507static void tg3_rings_reset(struct tg3 *tp)
9508{
9509 int i;
328947ff 9510 u32 stblk;
2d31ecaf
MC		 9511 struct tg3_napi *tnapi = &tp->napi[0];
9512
328947ff 9513 tg3_tx_rcbs_disable(tp);
2d31ecaf 9514
328947ff 9515 tg3_rx_ret_rcbs_disable(tp);
2d31ecaf
MC		 9516
9517 /* Disable interrupts */
9518 tw32_mailbox_f(tp->napi[0].int_mbox, 1);
0e6cf6a9
MC		 9519 tp->napi[0].chk_msi_cnt = 0;
9520 tp->napi[0].last_rx_cons = 0;
9521 tp->napi[0].last_tx_cons = 0;
2d31ecaf
MC		 9522
9523 /* Zero mailbox registers. */
63c3a66f 9524 if (tg3_flag(tp, SUPPORT_MSIX)) {
6fd45cb8 9525 for (i = 1; i < tp->irq_max; i++) {
f77a6a8e
MC		 9526 tp->napi[i].tx_prod = 0;
9527 tp->napi[i].tx_cons = 0;
63c3a66f 9528 if (tg3_flag(tp, ENABLE_TSS))
c2353a32 9529 tw32_mailbox(tp->napi[i].prodmbox, 0);
f77a6a8e
MC		 9530 tw32_rx_mbox(tp->napi[i].consmbox, 0);
9531 tw32_mailbox_f(tp->napi[i].int_mbox, 1);
7f230735 9532 tp->napi[i].chk_msi_cnt = 0;
0e6cf6a9
MC		 9533 tp->napi[i].last_rx_cons = 0;
9534 tp->napi[i].last_tx_cons = 0;
f77a6a8e 9535 }
63c3a66f 9536 if (!tg3_flag(tp, ENABLE_TSS))
c2353a32 9537 tw32_mailbox(tp->napi[0].prodmbox, 0);
f77a6a8e
MC		 9538 } else {
9539 tp->napi[0].tx_prod = 0;
9540 tp->napi[0].tx_cons = 0;
9541 tw32_mailbox(tp->napi[0].prodmbox, 0);
9542 tw32_rx_mbox(tp->napi[0].consmbox, 0);
9543 }
2d31ecaf
MC		 9544
9545 /* Make sure the NIC-based send BD rings are disabled. */
63c3a66f 9546 if (!tg3_flag(tp, 5705_PLUS)) {
2d31ecaf
MC		 9547 u32 mbox = MAILBOX_SNDNIC_PROD_IDX_0 + TG3_64BIT_REG_LOW;
9548 for (i = 0; i < 16; i++)
9549 tw32_tx_mbox(mbox + i * 8, 0);
9550 }
9551
2d31ecaf
MC		 9552 /* Clear status block in ram. */
9553 memset(tnapi->hw_status, 0, TG3_HW_STATUS_SIZE);
9554
9555 /* Set status block DMA address */
9556 tw32(HOSTCC_STATUS_BLK_HOST_ADDR + TG3_64BIT_REG_HIGH,
9557 ((u64) tnapi->status_mapping >> 32));
9558 tw32(HOSTCC_STATUS_BLK_HOST_ADDR + TG3_64BIT_REG_LOW,
9559 ((u64) tnapi->status_mapping & 0xffffffff));
9560
f77a6a8e 9561 stblk = HOSTCC_STATBLCK_RING1;
2d31ecaf 9562
f77a6a8e
MC		 9563 for (i = 1, tnapi++; i < tp->irq_cnt; i++, tnapi++) {
9564 u64 mapping = (u64)tnapi->status_mapping;
9565 tw32(stblk + TG3_64BIT_REG_HIGH, mapping >> 32);
9566 tw32(stblk + TG3_64BIT_REG_LOW, mapping & 0xffffffff);
32ba19ef 9567 stblk += 8;
f77a6a8e
MC		 9568
9569 /* Clear status block in ram. */
9570 memset(tnapi->hw_status, 0, TG3_HW_STATUS_SIZE);
f77a6a8e 9571 }
32ba19ef
NS		 9572
9573 tg3_tx_rcbs_init(tp);
9574 tg3_rx_ret_rcbs_init(tp);
2d31ecaf
MC		 9575}
9576
eb07a940
MC		 9577static void tg3_setup_rxbd_thresholds(struct tg3 *tp)
9578{
9579 u32 val, bdcache_maxcnt, host_rep_thresh, nic_rep_thresh;
9580
63c3a66f
JP		 9581 if (!tg3_flag(tp, 5750_PLUS) ||
9582 tg3_flag(tp, 5780_CLASS) ||
4153577a
JP		 9583 tg3_asic_rev(tp) == ASIC_REV_5750 ||
9584 tg3_asic_rev(tp) == ASIC_REV_5752 ||
513aa6ea 9585 tg3_flag(tp, 57765_PLUS))
eb07a940 9586 bdcache_maxcnt = TG3_SRAM_RX_STD_BDCACHE_SIZE_5700;
4153577a
JP		 9587 else if (tg3_asic_rev(tp) == ASIC_REV_5755 ||
9588 tg3_asic_rev(tp) == ASIC_REV_5787)
eb07a940
MC		 9589 bdcache_maxcnt = TG3_SRAM_RX_STD_BDCACHE_SIZE_5755;
9590 else
9591 bdcache_maxcnt = TG3_SRAM_RX_STD_BDCACHE_SIZE_5906;
9592
9593 nic_rep_thresh = min(bdcache_maxcnt / 2, tp->rx_std_max_post);
9594 host_rep_thresh = max_t(u32, tp->rx_pending / 8, 1);
9595
9596 val = min(nic_rep_thresh, host_rep_thresh);
9597 tw32(RCVBDI_STD_THRESH, val);
9598
63c3a66f 9599 if (tg3_flag(tp, 57765_PLUS))
eb07a940
MC		 9600 tw32(STD_REPLENISH_LWM, bdcache_maxcnt);
9601
63c3a66f 9602 if (!tg3_flag(tp, JUMBO_CAPABLE) || tg3_flag(tp, 5780_CLASS))
eb07a940
MC		 9603 return;
9604
513aa6ea 9605 bdcache_maxcnt = TG3_SRAM_RX_JMB_BDCACHE_SIZE_5700;
eb07a940
MC		 9606
9607 host_rep_thresh = max_t(u32, tp->rx_jumbo_pending / 8, 1);
9608
9609 val = min(bdcache_maxcnt / 2, host_rep_thresh);
9610 tw32(RCVBDI_JUMBO_THRESH, val);
9611
63c3a66f 9612 if (tg3_flag(tp, 57765_PLUS))
eb07a940
MC		 9613 tw32(JMB_REPLENISH_LWM, bdcache_maxcnt);
9614}
9615
ccd5ba9d
MC		 9616static inline u32 calc_crc(unsigned char *buf, int len)
9617{
9618 u32 reg;
9619 u32 tmp;
9620 int j, k;
9621
9622 reg = 0xffffffff;
9623
9624 for (j = 0; j < len; j++) {
9625 reg ^= buf[j];
9626
9627 for (k = 0; k < 8; k++) {
9628 tmp = reg & 0x01;
9629
9630 reg >>= 1;
9631
9632 if (tmp)
9633 reg ^= 0xedb88320;
9634 }
9635 }
9636
9637 return ~reg;
9638}
9639
9640static void tg3_set_multi(struct tg3 *tp, unsigned int accept_all)
9641{
9642 /* accept or reject all multicast frames */
9643 tw32(MAC_HASH_REG_0, accept_all ? 0xffffffff : 0);
9644 tw32(MAC_HASH_REG_1, accept_all ? 0xffffffff : 0);
9645 tw32(MAC_HASH_REG_2, accept_all ? 0xffffffff : 0);
9646 tw32(MAC_HASH_REG_3, accept_all ? 0xffffffff : 0);
9647}
9648
9649static void __tg3_set_rx_mode(struct net_device *dev)
9650{
9651 struct tg3 *tp = netdev_priv(dev);
9652 u32 rx_mode;
9653
9654 rx_mode = tp->rx_mode & ~(RX_MODE_PROMISC |
9655 RX_MODE_KEEP_VLAN_TAG);
9656
9657#if !defined(CONFIG_VLAN_8021Q) && !defined(CONFIG_VLAN_8021Q_MODULE)
9658 /* When ASF is in use, we always keep the RX_MODE_KEEP_VLAN_TAG
9659 * flag clear.
9660 */
9661 if (!tg3_flag(tp, ENABLE_ASF))
9662 rx_mode |= RX_MODE_KEEP_VLAN_TAG;
9663#endif
9664
9665 if (dev->flags & IFF_PROMISC) {
9666 /* Promiscuous mode. */
9667 rx_mode |= RX_MODE_PROMISC;
9668 } else if (dev->flags & IFF_ALLMULTI) {
9669 /* Accept all multicast. */
9670 tg3_set_multi(tp, 1);
9671 } else if (netdev_mc_empty(dev)) {
9672 /* Reject all multicast. */
9673 tg3_set_multi(tp, 0);
9674 } else {
9675 /* Accept one or more multicast(s). */
9676 struct netdev_hw_addr *ha;
9677 u32 mc_filter[4] = { 0, };
9678 u32 regidx;
9679 u32 bit;
9680 u32 crc;
9681
9682 netdev_for_each_mc_addr(ha, dev) {
9683 crc = calc_crc(ha->addr, ETH_ALEN);
9684 bit = ~crc & 0x7f;
9685 regidx = (bit & 0x60) >> 5;
9686 bit &= 0x1f;
9687 mc_filter[regidx] |= (1 << bit);
9688 }
9689
9690 tw32(MAC_HASH_REG_0, mc_filter[0]);
9691 tw32(MAC_HASH_REG_1, mc_filter[1]);
9692 tw32(MAC_HASH_REG_2, mc_filter[2]);
9693 tw32(MAC_HASH_REG_3, mc_filter[3]);
9694 }
9695
e565eec3
MC		 9696 if (netdev_uc_count(dev) > TG3_MAX_UCAST_ADDR(tp)) {
9697 rx_mode |= RX_MODE_PROMISC;
9698 } else if (!(dev->flags & IFF_PROMISC)) {
9699 /* Add all entries into to the mac addr filter list */
9700 int i = 0;
9701 struct netdev_hw_addr *ha;
9702
9703 netdev_for_each_uc_addr(ha, dev) {
9704 __tg3_set_one_mac_addr(tp, ha->addr,
9705 i + TG3_UCAST_ADDR_IDX(tp));
9706 i++;
9707 }
9708 }
9709
ccd5ba9d
MC		 9710 if (rx_mode != tp->rx_mode) {
9711 tp->rx_mode = rx_mode;
9712 tw32_f(MAC_RX_MODE, rx_mode);
9713 udelay(10);
9714 }
9715}
9716
9102426a 9717static void tg3_rss_init_dflt_indir_tbl(struct tg3 *tp, u32 qcnt)
90415477
MC		 9718{
9719 int i;
9720
9721 for (i = 0; i < TG3_RSS_INDIR_TBL_SIZE; i++)
9102426a 9722 tp->rss_ind_tbl[i] = ethtool_rxfh_indir_default(i, qcnt);
90415477
MC		 9723}
9724
9725static void tg3_rss_check_indir_tbl(struct tg3 *tp)
bcebcc46
MC		 9726{
9727 int i;
9728
9729 if (!tg3_flag(tp, SUPPORT_MSIX))
9730 return;
9731
0b3ba055 9732 if (tp->rxq_cnt == 1) {
bcebcc46 9733 memset(&tp->rss_ind_tbl[0], 0, sizeof(tp->rss_ind_tbl));
90415477
MC		 9734 return;
9735 }
9736
9737 /* Validate table against current IRQ count */
9738 for (i = 0; i < TG3_RSS_INDIR_TBL_SIZE; i++) {
0b3ba055 9739 if (tp->rss_ind_tbl[i] >= tp->rxq_cnt)
90415477
MC		 9740 break;
9741 }
9742
9743 if (i != TG3_RSS_INDIR_TBL_SIZE)
9102426a 9744 tg3_rss_init_dflt_indir_tbl(tp, tp->rxq_cnt);
bcebcc46
MC		 9745}
9746
90415477 9747static void tg3_rss_write_indir_tbl(struct tg3 *tp)
bcebcc46
MC		 9748{
9749 int i = 0;
9750 u32 reg = MAC_RSS_INDIR_TBL_0;
9751
9752 while (i < TG3_RSS_INDIR_TBL_SIZE) {
9753 u32 val = tp->rss_ind_tbl[i];
9754 i++;
9755 for (; i % 8; i++) {
9756 val <<= 4;
9757 val |= tp->rss_ind_tbl[i];
9758 }
9759 tw32(reg, val);
9760 reg += 4;
9761 }
9762}
9763
9bc297ea
NS		 9764static inline u32 tg3_lso_rd_dma_workaround_bit(struct tg3 *tp)
9765{
9766 if (tg3_asic_rev(tp) == ASIC_REV_5719)
9767 return TG3_LSO_RD_DMA_TX_LENGTH_WA_5719;
9768 else
9769 return TG3_LSO_RD_DMA_TX_LENGTH_WA_5720;
9770}
9771
1da177e4 9772/* tp->lock is held. */
953c96e0 9773static int tg3_reset_hw(struct tg3 *tp, bool reset_phy)
1da177e4
LT		 9774{
9775 u32 val, rdmac_mode;
9776 int i, err, limit;
8fea32b9 9777 struct tg3_rx_prodring_set *tpr = &tp->napi[0].prodring;
1da177e4
LT		 9778
9779 tg3_disable_ints(tp);
9780
9781 tg3_stop_fw(tp);
9782
9783 tg3_write_sig_pre_reset(tp, RESET_KIND_INIT);
9784
63c3a66f 9785 if (tg3_flag(tp, INIT_COMPLETE))
e6de8ad1 9786 tg3_abort_hw(tp, 1);
1da177e4 9787
fdad8de4
NS		 9788 if ((tp->phy_flags & TG3_PHYFLG_KEEP_LINK_ON_PWRDN) &&
9789 !(tp->phy_flags & TG3_PHYFLG_USER_CONFIGURED)) {
9790 tg3_phy_pull_config(tp);
400dfbaa 9791 tg3_eee_pull_config(tp, NULL);
fdad8de4
NS		 9792 tp->phy_flags |= TG3_PHYFLG_USER_CONFIGURED;
9793 }
9794
400dfbaa
NS		 9795 /* Enable MAC control of LPI */
9796 if (tp->phy_flags & TG3_PHYFLG_EEE_CAP)
9797 tg3_setup_eee(tp);
9798
603f1173 9799 if (reset_phy)
d4d2c558
MC		 9800 tg3_phy_reset(tp);
9801
1da177e4
LT		 9802 err = tg3_chip_reset(tp);
9803 if (err)
9804 return err;
9805
9806 tg3_write_sig_legacy(tp, RESET_KIND_INIT);
9807
4153577a 9808 if (tg3_chip_rev(tp) == CHIPREV_5784_AX) {
d30cdd28
MC		 9809 val = tr32(TG3_CPMU_CTRL);
9810 val &= ~(CPMU_CTRL_LINK_AWARE_MODE | CPMU_CTRL_LINK_IDLE_MODE);
9811 tw32(TG3_CPMU_CTRL, val);
9acb961e
MC		 9812
9813 val = tr32(TG3_CPMU_LSPD_10MB_CLK);
9814 val &= ~CPMU_LSPD_10MB_MACCLK_MASK;
9815 val |= CPMU_LSPD_10MB_MACCLK_6_25;
9816 tw32(TG3_CPMU_LSPD_10MB_CLK, val);
9817
9818 val = tr32(TG3_CPMU_LNK_AWARE_PWRMD);
9819 val &= ~CPMU_LNK_AWARE_MACCLK_MASK;
9820 val |= CPMU_LNK_AWARE_MACCLK_6_25;
9821 tw32(TG3_CPMU_LNK_AWARE_PWRMD, val);
9822
9823 val = tr32(TG3_CPMU_HST_ACC);
9824 val &= ~CPMU_HST_ACC_MACCLK_MASK;
9825 val |= CPMU_HST_ACC_MACCLK_6_25;
9826 tw32(TG3_CPMU_HST_ACC, val);
d30cdd28
MC		 9827 }
9828
4153577a 9829 if (tg3_asic_rev(tp) == ASIC_REV_57780) {
33466d93
MC		 9830 val = tr32(PCIE_PWR_MGMT_THRESH) & ~PCIE_PWR_MGMT_L1_THRESH_MSK;
9831 val |= PCIE_PWR_MGMT_EXT_ASPM_TMR_EN |
9832 PCIE_PWR_MGMT_L1_THRESH_4MS;
9833 tw32(PCIE_PWR_MGMT_THRESH, val);
521e6b90
MC		 9834
9835 val = tr32(TG3_PCIE_EIDLE_DELAY) & ~TG3_PCIE_EIDLE_DELAY_MASK;
9836 tw32(TG3_PCIE_EIDLE_DELAY, val | TG3_PCIE_EIDLE_DELAY_13_CLKS);
9837
9838 tw32(TG3_CORR_ERR_STAT, TG3_CORR_ERR_STAT_CLEAR);
33466d93 9839
f40386c8
MC		 9840 val = tr32(TG3_PCIE_LNKCTL) & ~TG3_PCIE_LNKCTL_L1_PLL_PD_EN;
9841 tw32(TG3_PCIE_LNKCTL, val | TG3_PCIE_LNKCTL_L1_PLL_PD_DIS);
255ca311
MC		 9842 }
9843
63c3a66f 9844 if (tg3_flag(tp, L1PLLPD_EN)) {
614b0590
MC		 9845 u32 grc_mode = tr32(GRC_MODE);
9846
9847 /* Access the lower 1K of PL PCIE block registers. */
9848 val = grc_mode & ~GRC_MODE_PCIE_PORT_MASK;
9849 tw32(GRC_MODE, val | GRC_MODE_PCIE_PL_SEL);
9850
9851 val = tr32(TG3_PCIE_TLDLPL_PORT + TG3_PCIE_PL_LO_PHYCTL1);
9852 tw32(TG3_PCIE_TLDLPL_PORT + TG3_PCIE_PL_LO_PHYCTL1,
9853 val | TG3_PCIE_PL_LO_PHYCTL1_L1PLLPD_EN);
9854
9855 tw32(GRC_MODE, grc_mode);
9856 }
9857
55086ad9 9858 if (tg3_flag(tp, 57765_CLASS)) {
4153577a 9859 if (tg3_chip_rev_id(tp) == CHIPREV_ID_57765_A0) {
5093eedc 9860 u32 grc_mode = tr32(GRC_MODE);
cea46462 9861
5093eedc
MC		 9862 /* Access the lower 1K of PL PCIE block registers. */
9863 val = grc_mode & ~GRC_MODE_PCIE_PORT_MASK;
9864 tw32(GRC_MODE, val | GRC_MODE_PCIE_PL_SEL);
cea46462 9865
5093eedc
MC		 9866 val = tr32(TG3_PCIE_TLDLPL_PORT +
9867 TG3_PCIE_PL_LO_PHYCTL5);
9868 tw32(TG3_PCIE_TLDLPL_PORT + TG3_PCIE_PL_LO_PHYCTL5,
9869 val | TG3_PCIE_PL_LO_PHYCTL5_DIS_L2CLKREQ);
cea46462 9870
5093eedc
MC		 9871 tw32(GRC_MODE, grc_mode);
9872 }
a977dbe8 9873
4153577a 9874 if (tg3_chip_rev(tp) != CHIPREV_57765_AX) {
d3f677af
MC		 9875 u32 grc_mode;
9876
9877 /* Fix transmit hangs */
9878 val = tr32(TG3_CPMU_PADRNG_CTL);
9879 val |= TG3_CPMU_PADRNG_CTL_RDIV2;
9880 tw32(TG3_CPMU_PADRNG_CTL, val);
9881
9882 grc_mode = tr32(GRC_MODE);
1ff30a59
MC		 9883
9884 /* Access the lower 1K of DL PCIE block registers. */
9885 val = grc_mode & ~GRC_MODE_PCIE_PORT_MASK;
9886 tw32(GRC_MODE, val | GRC_MODE_PCIE_DL_SEL);
9887
9888 val = tr32(TG3_PCIE_TLDLPL_PORT +
9889 TG3_PCIE_DL_LO_FTSMAX);
9890 val &= ~TG3_PCIE_DL_LO_FTSMAX_MSK;
9891 tw32(TG3_PCIE_TLDLPL_PORT + TG3_PCIE_DL_LO_FTSMAX,
9892 val | TG3_PCIE_DL_LO_FTSMAX_VAL);
9893
9894 tw32(GRC_MODE, grc_mode);
9895 }
9896
a977dbe8
MC		 9897 val = tr32(TG3_CPMU_LSPD_10MB_CLK);
9898 val &= ~CPMU_LSPD_10MB_MACCLK_MASK;
9899 val |= CPMU_LSPD_10MB_MACCLK_6_25;
9900 tw32(TG3_CPMU_LSPD_10MB_CLK, val);
cea46462
MC		 9901 }
9902
1da177e4
LT		 9903 /* This works around an issue with Athlon chipsets on
9904 * B3 tigon3 silicon. This bit has no effect on any
9905 * other revision. But do not set this on PCI Express
795d01c5 9906 * chips and don't even touch the clocks if the CPMU is present.
1da177e4 9907 */
63c3a66f
JP		 9908 if (!tg3_flag(tp, CPMU_PRESENT)) {
9909 if (!tg3_flag(tp, PCI_EXPRESS))
795d01c5
MC		 9910 tp->pci_clock_ctrl |= CLOCK_CTRL_DELAY_PCI_GRANT;
9911 tw32_f(TG3PCI_CLOCK_CTRL, tp->pci_clock_ctrl);
9912 }
1da177e4 9913
4153577a 9914 if (tg3_chip_rev_id(tp) == CHIPREV_ID_5704_A0 &&
63c3a66f 9915 tg3_flag(tp, PCIX_MODE)) {
1da177e4
LT		 9916 val = tr32(TG3PCI_PCISTATE);
9917 val |= PCISTATE_RETRY_SAME_DMA;
9918 tw32(TG3PCI_PCISTATE, val);
9919 }
9920
63c3a66f 9921 if (tg3_flag(tp, ENABLE_APE)) {
0d3031d9
MC		 9922 /* Allow reads and writes to the
9923 * APE register and memory space.
9924 */
9925 val = tr32(TG3PCI_PCISTATE);
9926 val |= PCISTATE_ALLOW_APE_CTLSPC_WR |
f92d9dc1
MC		 9927 PCISTATE_ALLOW_APE_SHMEM_WR |
9928 PCISTATE_ALLOW_APE_PSPACE_WR;
0d3031d9
MC		 9929 tw32(TG3PCI_PCISTATE, val);
9930 }
9931
4153577a 9932 if (tg3_chip_rev(tp) == CHIPREV_5704_BX) {
1da177e4
LT		 9933 /* Enable some hw fixes. */
9934 val = tr32(TG3PCI_MSI_DATA);
9935 val |= (1 << 26) | (1 << 28) | (1 << 29);
9936 tw32(TG3PCI_MSI_DATA, val);
9937 }
9938
9939 /* Descriptor ring init may make accesses to the
9940 * NIC SRAM area to setup the TX descriptors, so we
9941 * can only do this after the hardware has been
9942 * successfully reset.
9943 */
32d8c572
MC		 9944 err = tg3_init_rings(tp);
9945 if (err)
9946 return err;
1da177e4 9947
63c3a66f 9948 if (tg3_flag(tp, 57765_PLUS)) {
cbf9ca6c
MC		 9949 val = tr32(TG3PCI_DMA_RW_CTRL) &
9950 ~DMA_RWCTRL_DIS_CACHE_ALIGNMENT;
4153577a 9951 if (tg3_chip_rev_id(tp) == CHIPREV_ID_57765_A0)
1a319025 9952 val &= ~DMA_RWCTRL_CRDRDR_RDMA_MRRS_MSK;
55086ad9 9953 if (!tg3_flag(tp, 57765_CLASS) &&
4153577a
JP		 9954 tg3_asic_rev(tp) != ASIC_REV_5717 &&
9955 tg3_asic_rev(tp) != ASIC_REV_5762)
0aebff48 9956 val |= DMA_RWCTRL_TAGGED_STAT_WA;
cbf9ca6c 9957 tw32(TG3PCI_DMA_RW_CTRL, val | tp->dma_rwctrl);
4153577a
JP		 9958 } else if (tg3_asic_rev(tp) != ASIC_REV_5784 &&
9959 tg3_asic_rev(tp) != ASIC_REV_5761) {
d30cdd28
MC		 9960 /* This value is determined during the probe time DMA
9961 * engine test, tg3_test_dma.
9962 */
9963 tw32(TG3PCI_DMA_RW_CTRL, tp->dma_rwctrl);
9964 }
1da177e4
LT		 9965
9966 tp->grc_mode &= ~(GRC_MODE_HOST_SENDBDS |
9967 GRC_MODE_4X_NIC_SEND_RINGS |
9968 GRC_MODE_NO_TX_PHDR_CSUM |
9969 GRC_MODE_NO_RX_PHDR_CSUM);
9970 tp->grc_mode |= GRC_MODE_HOST_SENDBDS;
d2d746f8
MC		 9971
9972 /* Pseudo-header checksum is done by hardware logic and not
9973 * the offload processers, so make the chip do the pseudo-
9974 * header checksums on receive. For transmit it is more
9975 * convenient to do the pseudo-header checksum in software
9976 * as Linux does that on transmit for us in all cases.
9977 */
9978 tp->grc_mode |= GRC_MODE_NO_TX_PHDR_CSUM;
1da177e4 9979
fb4ce8ad
MC		 9980 val = GRC_MODE_IRQ_ON_MAC_ATTN | GRC_MODE_HOST_STACKUP;
9981 if (tp->rxptpctl)
9982 tw32(TG3_RX_PTP_CTL,
9983 tp->rxptpctl | TG3_RX_PTP_CTL_HWTS_INTERLOCK);
9984
9985 if (tg3_flag(tp, PTP_CAPABLE))
9986 val |= GRC_MODE_TIME_SYNC_ENABLE;
9987
9988 tw32(GRC_MODE, tp->grc_mode | val);
1da177e4
LT		 9989
9990 /* Setup the timer prescalar register. Clock is always 66Mhz. */
9991 val = tr32(GRC_MISC_CFG);
9992 val &= ~0xff;
9993 val |= (65 << GRC_MISC_CFG_PRESCALAR_SHIFT);
9994 tw32(GRC_MISC_CFG, val);
9995
9996 /* Initialize MBUF/DESC pool. */
63c3a66f 9997 if (tg3_flag(tp, 5750_PLUS)) {
1da177e4 9998 /* Do nothing. */
4153577a 9999 } else if (tg3_asic_rev(tp) != ASIC_REV_5705) {
1da177e4 10000 tw32(BUFMGR_MB_POOL_ADDR, NIC_SRAM_MBUF_POOL_BASE);
4153577a 10001 if (tg3_asic_rev(tp) == ASIC_REV_5704)
1da177e4
LT		 10002 tw32(BUFMGR_MB_POOL_SIZE, NIC_SRAM_MBUF_POOL_SIZE64);
10003 else
10004 tw32(BUFMGR_MB_POOL_SIZE, NIC_SRAM_MBUF_POOL_SIZE96);
10005 tw32(BUFMGR_DMA_DESC_POOL_ADDR, NIC_SRAM_DMA_DESC_POOL_BASE);
10006 tw32(BUFMGR_DMA_DESC_POOL_SIZE, NIC_SRAM_DMA_DESC_POOL_SIZE);
63c3a66f 10007 } else if (tg3_flag(tp, TSO_CAPABLE)) {
1da177e4
LT		 10008 int fw_len;
10009
077f849d 10010 fw_len = tp->fw_len;
1da177e4
LT		 10011 fw_len = (fw_len + (0x80 - 1)) & ~(0x80 - 1);
10012 tw32(BUFMGR_MB_POOL_ADDR,
10013 NIC_SRAM_MBUF_POOL_BASE5705 + fw_len);
10014 tw32(BUFMGR_MB_POOL_SIZE,
10015 NIC_SRAM_MBUF_POOL_SIZE5705 - fw_len - 0xa00);
10016 }
1da177e4 10017
0f893dc6 10018 if (tp->dev->mtu <= ETH_DATA_LEN) {
1da177e4
LT		 10019 tw32(BUFMGR_MB_RDMA_LOW_WATER,
10020 tp->bufmgr_config.mbuf_read_dma_low_water);
10021 tw32(BUFMGR_MB_MACRX_LOW_WATER,
10022 tp->bufmgr_config.mbuf_mac_rx_low_water);
10023 tw32(BUFMGR_MB_HIGH_WATER,
10024 tp->bufmgr_config.mbuf_high_water);
10025 } else {
10026 tw32(BUFMGR_MB_RDMA_LOW_WATER,
10027 tp->bufmgr_config.mbuf_read_dma_low_water_jumbo);
10028 tw32(BUFMGR_MB_MACRX_LOW_WATER,
10029 tp->bufmgr_config.mbuf_mac_rx_low_water_jumbo);
10030 tw32(BUFMGR_MB_HIGH_WATER,
10031 tp->bufmgr_config.mbuf_high_water_jumbo);
10032 }
10033 tw32(BUFMGR_DMA_LOW_WATER,
10034 tp->bufmgr_config.dma_low_water);
10035 tw32(BUFMGR_DMA_HIGH_WATER,
10036 tp->bufmgr_config.dma_high_water);
10037
d309a46e 10038 val = BUFMGR_MODE_ENABLE | BUFMGR_MODE_ATTN_ENABLE;
4153577a 10039 if (tg3_asic_rev(tp) == ASIC_REV_5719)
d309a46e 10040 val |= BUFMGR_MODE_NO_TX_UNDERRUN;
4153577a 10041 if (tg3_asic_rev(tp) == ASIC_REV_5717 ||
94962f7f 10042 tg3_asic_rev(tp) == ASIC_REV_5762 ||
4153577a
JP		 10043 tg3_chip_rev_id(tp) == CHIPREV_ID_5719_A0 ||
10044 tg3_chip_rev_id(tp) == CHIPREV_ID_5720_A0)
4d958473 10045 val |= BUFMGR_MODE_MBLOW_ATTN_ENAB;
d309a46e 10046 tw32(BUFMGR_MODE, val);
1da177e4
LT		 10047 for (i = 0; i < 2000; i++) {
10048 if (tr32(BUFMGR_MODE) & BUFMGR_MODE_ENABLE)
10049 break;
10050 udelay(10);
10051 }
10052 if (i >= 2000) {
05dbe005 10053 netdev_err(tp->dev, "%s cannot enable BUFMGR\n", __func__);
1da177e4
LT		 10054 return -ENODEV;
10055 }
10056
4153577a 10057 if (tg3_chip_rev_id(tp) == CHIPREV_ID_5906_A1)
eb07a940 10058 tw32(ISO_PKT_TX, (tr32(ISO_PKT_TX) & ~0x3) | 0x2);
b5d3772c 10059
eb07a940 10060 tg3_setup_rxbd_thresholds(tp);
1da177e4
LT		 10061
10062 /* Initialize TG3_BDINFO's at:
10063 * RCVDBDI_STD_BD: standard eth size rx ring
10064 * RCVDBDI_JUMBO_BD: jumbo frame rx ring
10065 * RCVDBDI_MINI_BD: small frame rx ring (??? does not work)
10066 *
10067 * like so:
10068 * TG3_BDINFO_HOST_ADDR: high/low parts of DMA address of ring
10069 * TG3_BDINFO_MAXLEN_FLAGS: (rx max buffer size << 16) |
10070 * ring attribute flags
10071 * TG3_BDINFO_NIC_ADDR: location of descriptors in nic SRAM
10072 *
10073 * Standard receive ring @ NIC_SRAM_RX_BUFFER_DESC, 512 entries.
10074 * Jumbo receive ring @ NIC_SRAM_RX_JUMBO_BUFFER_DESC, 256 entries.
10075 *
10076 * The size of each ring is fixed in the firmware, but the location is
10077 * configurable.
10078 */
10079 tw32(RCVDBDI_STD_BD + TG3_BDINFO_HOST_ADDR + TG3_64BIT_REG_HIGH,
21f581a5 10080 ((u64) tpr->rx_std_mapping >> 32));
1da177e4 10081 tw32(RCVDBDI_STD_BD + TG3_BDINFO_HOST_ADDR + TG3_64BIT_REG_LOW,
21f581a5 10082 ((u64) tpr->rx_std_mapping & 0xffffffff));
63c3a66f 10083 if (!tg3_flag(tp, 5717_PLUS))
87668d35
MC		 10084 tw32(RCVDBDI_STD_BD + TG3_BDINFO_NIC_ADDR,
10085 NIC_SRAM_RX_BUFFER_DESC);
1da177e4 10086
fdb72b38 10087 /* Disable the mini ring */
63c3a66f 10088 if (!tg3_flag(tp, 5705_PLUS))
1da177e4
LT		 10089 tw32(RCVDBDI_MINI_BD + TG3_BDINFO_MAXLEN_FLAGS,
10090 BDINFO_FLAGS_DISABLED);
10091
fdb72b38
MC		 10092 /* Program the jumbo buffer descriptor ring control
10093 * blocks on those devices that have them.
10094 */
4153577a 10095 if (tg3_chip_rev_id(tp) == CHIPREV_ID_5719_A0 ||
63c3a66f 10096 (tg3_flag(tp, JUMBO_CAPABLE) && !tg3_flag(tp, 5780_CLASS))) {
1da177e4 10097
63c3a66f 10098 if (tg3_flag(tp, JUMBO_RING_ENABLE)) {
1da177e4 10099 tw32(RCVDBDI_JUMBO_BD + TG3_BDINFO_HOST_ADDR + TG3_64BIT_REG_HIGH,
21f581a5 10100 ((u64) tpr->rx_jmb_mapping >> 32));
1da177e4 10101 tw32(RCVDBDI_JUMBO_BD + TG3_BDINFO_HOST_ADDR + TG3_64BIT_REG_LOW,
21f581a5 10102 ((u64) tpr->rx_jmb_mapping & 0xffffffff));
de9f5230
MC		 10103 val = TG3_RX_JMB_RING_SIZE(tp) <<
10104 BDINFO_FLAGS_MAXLEN_SHIFT;
1da177e4 10105 tw32(RCVDBDI_JUMBO_BD + TG3_BDINFO_MAXLEN_FLAGS,
de9f5230 10106 val | BDINFO_FLAGS_USE_EXT_RECV);
63c3a66f 10107 if (!tg3_flag(tp, USE_JUMBO_BDFLAG) ||
c65a17f4 10108 tg3_flag(tp, 57765_CLASS) ||
4153577a 10109 tg3_asic_rev(tp) == ASIC_REV_5762)
87668d35
MC		 10110 tw32(RCVDBDI_JUMBO_BD + TG3_BDINFO_NIC_ADDR,
10111 NIC_SRAM_RX_JUMBO_BUFFER_DESC);
1da177e4
LT		 10112 } else {
10113 tw32(RCVDBDI_JUMBO_BD + TG3_BDINFO_MAXLEN_FLAGS,
10114 BDINFO_FLAGS_DISABLED);
10115 }
10116
63c3a66f 10117 if (tg3_flag(tp, 57765_PLUS)) {
fa6b2aae 10118 val = TG3_RX_STD_RING_SIZE(tp);
7cb32cf2
MC		 10119 val <<= BDINFO_FLAGS_MAXLEN_SHIFT;
10120 val |= (TG3_RX_STD_DMA_SZ << 2);
10121 } else
04380d40 10122 val = TG3_RX_STD_DMA_SZ << BDINFO_FLAGS_MAXLEN_SHIFT;
fdb72b38 10123 } else
de9f5230 10124 val = TG3_RX_STD_MAX_SIZE_5700 << BDINFO_FLAGS_MAXLEN_SHIFT;
fdb72b38
MC		 10125
10126 tw32(RCVDBDI_STD_BD + TG3_BDINFO_MAXLEN_FLAGS, val);
1da177e4 10127
411da640 10128 tpr->rx_std_prod_idx = tp->rx_pending;
66711e66 10129 tw32_rx_mbox(TG3_RX_STD_PROD_IDX_REG, tpr->rx_std_prod_idx);
1da177e4 10130
63c3a66f
JP		 10131 tpr->rx_jmb_prod_idx =
10132 tg3_flag(tp, JUMBO_RING_ENABLE) ? tp->rx_jumbo_pending : 0;
66711e66 10133 tw32_rx_mbox(TG3_RX_JMB_PROD_IDX_REG, tpr->rx_jmb_prod_idx);
1da177e4 10134
2d31ecaf
MC		 10135 tg3_rings_reset(tp);
10136
1da177e4 10137 /* Initialize MAC address and backoff seed. */
953c96e0 10138 __tg3_set_mac_addr(tp, false);
1da177e4
LT		 10139
10140 /* MTU + ethernet header + FCS + optional VLAN tag */
f7b493e0
MC		 10141 tw32(MAC_RX_MTU_SIZE,
10142 tp->dev->mtu + ETH_HLEN + ETH_FCS_LEN + VLAN_HLEN);
1da177e4
LT		 10143
10144 /* The slot time is changed by tg3_setup_phy if we
10145 * run at gigabit with half duplex.
10146 */
f2096f94
MC		 10147 val = (2 << TX_LENGTHS_IPG_CRS_SHIFT) |
10148 (6 << TX_LENGTHS_IPG_SHIFT) |
10149 (32 << TX_LENGTHS_SLOT_TIME_SHIFT);
10150
4153577a
JP		 10151 if (tg3_asic_rev(tp) == ASIC_REV_5720 ||
10152 tg3_asic_rev(tp) == ASIC_REV_5762)
f2096f94
MC		 10153 val |= tr32(MAC_TX_LENGTHS) &
10154 (TX_LENGTHS_JMB_FRM_LEN_MSK |
10155 TX_LENGTHS_CNT_DWN_VAL_MSK);
10156
10157 tw32(MAC_TX_LENGTHS, val);
1da177e4
LT		 10158
10159 /* Receive rules. */
10160 tw32(MAC_RCV_RULE_CFG, RCV_RULE_CFG_DEFAULT_CLASS);
10161 tw32(RCVLPC_CONFIG, 0x0181);
10162
10163 /* Calculate RDMAC_MODE setting early, we need it to determine
10164 * the RCVLPC_STATE_ENABLE mask.
10165 */
10166 rdmac_mode = (RDMAC_MODE_ENABLE | RDMAC_MODE_TGTABORT_ENAB |
10167 RDMAC_MODE_MSTABORT_ENAB | RDMAC_MODE_PARITYERR_ENAB |
10168 RDMAC_MODE_ADDROFLOW_ENAB | RDMAC_MODE_FIFOOFLOW_ENAB |
10169 RDMAC_MODE_FIFOURUN_ENAB | RDMAC_MODE_FIFOOREAD_ENAB |
10170 RDMAC_MODE_LNGREAD_ENAB);
85e94ced 10171
4153577a 10172 if (tg3_asic_rev(tp) == ASIC_REV_5717)
0339e4e3
MC		 10173 rdmac_mode |= RDMAC_MODE_MULT_DMA_RD_DIS;
10174
4153577a
JP		 10175 if (tg3_asic_rev(tp) == ASIC_REV_5784 ||
10176 tg3_asic_rev(tp) == ASIC_REV_5785 ||
10177 tg3_asic_rev(tp) == ASIC_REV_57780)
d30cdd28
MC		 10178 rdmac_mode |= RDMAC_MODE_BD_SBD_CRPT_ENAB |
10179 RDMAC_MODE_MBUF_RBD_CRPT_ENAB |
10180 RDMAC_MODE_MBUF_SBD_CRPT_ENAB;
10181
4153577a
JP		 10182 if (tg3_asic_rev(tp) == ASIC_REV_5705 &&
10183 tg3_chip_rev_id(tp) != CHIPREV_ID_5705_A0) {
63c3a66f 10184 if (tg3_flag(tp, TSO_CAPABLE) &&
4153577a 10185 tg3_asic_rev(tp) == ASIC_REV_5705) {
1da177e4
LT		 10186 rdmac_mode |= RDMAC_MODE_FIFO_SIZE_128;
10187 } else if (!(tr32(TG3PCI_PCISTATE) & PCISTATE_BUS_SPEED_HIGH) &&
63c3a66f 10188 !tg3_flag(tp, IS_5788)) {
1da177e4
LT		 10189 rdmac_mode |= RDMAC_MODE_FIFO_LONG_BURST;
10190 }
10191 }
10192
63c3a66f 10193 if (tg3_flag(tp, PCI_EXPRESS))
85e94ced
MC		 10194 rdmac_mode |= RDMAC_MODE_FIFO_LONG_BURST;
10195
4153577a 10196 if (tg3_asic_rev(tp) == ASIC_REV_57766) {
d3f677af
MC		 10197 tp->dma_limit = 0;
10198 if (tp->dev->mtu <= ETH_DATA_LEN) {
10199 rdmac_mode |= RDMAC_MODE_JMB_2K_MMRR;
10200 tp->dma_limit = TG3_TX_BD_DMA_MAX_2K;
10201 }
10202 }
10203
63c3a66f
JP		 10204 if (tg3_flag(tp, HW_TSO_1) ||
10205 tg3_flag(tp, HW_TSO_2) ||
10206 tg3_flag(tp, HW_TSO_3))
027455ad
MC		 10207 rdmac_mode |= RDMAC_MODE_IPV4_LSO_EN;
10208
108a6c16 10209 if (tg3_flag(tp, 57765_PLUS) ||
4153577a
JP		 10210 tg3_asic_rev(tp) == ASIC_REV_5785 ||
10211 tg3_asic_rev(tp) == ASIC_REV_57780)
027455ad 10212 rdmac_mode |= RDMAC_MODE_IPV6_LSO_EN;
1da177e4 10213
4153577a
JP		 10214 if (tg3_asic_rev(tp) == ASIC_REV_5720 ||
10215 tg3_asic_rev(tp) == ASIC_REV_5762)
f2096f94
MC		 10216 rdmac_mode |= tr32(RDMAC_MODE) & RDMAC_MODE_H2BNC_VLAN_DET;
10217
4153577a
JP		 10218 if (tg3_asic_rev(tp) == ASIC_REV_5761 ||
10219 tg3_asic_rev(tp) == ASIC_REV_5784 ||
10220 tg3_asic_rev(tp) == ASIC_REV_5785 ||
10221 tg3_asic_rev(tp) == ASIC_REV_57780 ||
63c3a66f 10222 tg3_flag(tp, 57765_PLUS)) {
c65a17f4
MC		 10223 u32 tgtreg;
10224
4153577a 10225 if (tg3_asic_rev(tp) == ASIC_REV_5762)
c65a17f4
MC		 10226 tgtreg = TG3_RDMA_RSRVCTRL_REG2;
10227 else
10228 tgtreg = TG3_RDMA_RSRVCTRL_REG;
10229
10230 val = tr32(tgtreg);
4153577a
JP		 10231 if (tg3_chip_rev_id(tp) == CHIPREV_ID_5719_A0 ||
10232 tg3_asic_rev(tp) == ASIC_REV_5762) {
b4495ed8
MC		 10233 val &= ~(TG3_RDMA_RSRVCTRL_TXMRGN_MASK |
10234 TG3_RDMA_RSRVCTRL_FIFO_LWM_MASK |
10235 TG3_RDMA_RSRVCTRL_FIFO_HWM_MASK);
10236 val |= TG3_RDMA_RSRVCTRL_TXMRGN_320B |
10237 TG3_RDMA_RSRVCTRL_FIFO_LWM_1_5K |
10238 TG3_RDMA_RSRVCTRL_FIFO_HWM_1_5K;
b75cc0e4 10239 }
c65a17f4 10240 tw32(tgtreg, val | TG3_RDMA_RSRVCTRL_FIFO_OFLW_FIX);
41a8a7ee
MC		 10241 }
10242
4153577a
JP		 10243 if (tg3_asic_rev(tp) == ASIC_REV_5719 ||
10244 tg3_asic_rev(tp) == ASIC_REV_5720 ||
10245 tg3_asic_rev(tp) == ASIC_REV_5762) {
c65a17f4
MC		 10246 u32 tgtreg;
10247
4153577a 10248 if (tg3_asic_rev(tp) == ASIC_REV_5762)
c65a17f4
MC		 10249 tgtreg = TG3_LSO_RD_DMA_CRPTEN_CTRL2;
10250 else
10251 tgtreg = TG3_LSO_RD_DMA_CRPTEN_CTRL;
10252
10253 val = tr32(tgtreg);
10254 tw32(tgtreg, val |
d309a46e
MC		 10255 TG3_LSO_RD_DMA_CRPTEN_CTRL_BLEN_BD_4K |
10256 TG3_LSO_RD_DMA_CRPTEN_CTRL_BLEN_LSO_4K);
10257 }
10258
1da177e4 10259 /* Receive/send statistics. */
63c3a66f 10260 if (tg3_flag(tp, 5750_PLUS)) {
1661394e
MC		 10261 val = tr32(RCVLPC_STATS_ENABLE);
10262 val &= ~RCVLPC_STATSENAB_DACK_FIX;
10263 tw32(RCVLPC_STATS_ENABLE, val);
10264 } else if ((rdmac_mode & RDMAC_MODE_FIFO_SIZE_128) &&
63c3a66f 10265 tg3_flag(tp, TSO_CAPABLE)) {
1da177e4
LT		 10266 val = tr32(RCVLPC_STATS_ENABLE);
10267 val &= ~RCVLPC_STATSENAB_LNGBRST_RFIX;
10268 tw32(RCVLPC_STATS_ENABLE, val);
10269 } else {
10270 tw32(RCVLPC_STATS_ENABLE, 0xffffff);
10271 }
10272 tw32(RCVLPC_STATSCTRL, RCVLPC_STATSCTRL_ENABLE);
10273 tw32(SNDDATAI_STATSENAB, 0xffffff);
10274 tw32(SNDDATAI_STATSCTRL,
10275 (SNDDATAI_SCTRL_ENABLE |
10276 SNDDATAI_SCTRL_FASTUPD));
10277
10278 /* Setup host coalescing engine. */
10279 tw32(HOSTCC_MODE, 0);
10280 for (i = 0; i < 2000; i++) {
10281 if (!(tr32(HOSTCC_MODE) & HOSTCC_MODE_ENABLE))
10282 break;
10283 udelay(10);
10284 }
10285
d244c892 10286 __tg3_set_coalesce(tp, &tp->coal);
1da177e4 10287
63c3a66f 10288 if (!tg3_flag(tp, 5705_PLUS)) {
1da177e4
LT		 10289 /* Status/statistics block address. See tg3_timer,
10290 * the tg3_periodic_fetch_stats call there, and
10291 * tg3_get_stats to see how this works for 5705/5750 chips.
10292 */
1da177e4
LT		 10293 tw32(HOSTCC_STATS_BLK_HOST_ADDR + TG3_64BIT_REG_HIGH,
10294 ((u64) tp->stats_mapping >> 32));
10295 tw32(HOSTCC_STATS_BLK_HOST_ADDR + TG3_64BIT_REG_LOW,
10296 ((u64) tp->stats_mapping & 0xffffffff));
10297 tw32(HOSTCC_STATS_BLK_NIC_ADDR, NIC_SRAM_STATS_BLK);
2d31ecaf 10298
1da177e4 10299 tw32(HOSTCC_STATUS_BLK_NIC_ADDR, NIC_SRAM_STATUS_BLK);
2d31ecaf
MC		 10300
10301 /* Clear statistics and status block memory areas */
10302 for (i = NIC_SRAM_STATS_BLK;
10303 i < NIC_SRAM_STATUS_BLK + TG3_HW_STATUS_SIZE;
10304 i += sizeof(u32)) {
10305 tg3_write_mem(tp, i, 0);
10306 udelay(40);
10307 }
1da177e4
LT		 10308 }
10309
10310 tw32(HOSTCC_MODE, HOSTCC_MODE_ENABLE | tp->coalesce_mode);
10311
10312 tw32(RCVCC_MODE, RCVCC_MODE_ENABLE | RCVCC_MODE_ATTN_ENABLE);
10313 tw32(RCVLPC_MODE, RCVLPC_MODE_ENABLE);
63c3a66f 10314 if (!tg3_flag(tp, 5705_PLUS))
1da177e4
LT		 10315 tw32(RCVLSC_MODE, RCVLSC_MODE_ENABLE | RCVLSC_MODE_ATTN_ENABLE);
10316
f07e9af3
MC		 10317 if (tp->phy_flags & TG3_PHYFLG_MII_SERDES) {
10318 tp->phy_flags &= ~TG3_PHYFLG_PARALLEL_DETECT;
c94e3941
MC		 10319 /* reset to prevent losing 1st rx packet intermittently */
10320 tw32_f(MAC_RX_MODE, RX_MODE_RESET);
10321 udelay(10);
10322 }
10323
3bda1258 10324 tp->mac_mode |= MAC_MODE_TXSTAT_ENABLE | MAC_MODE_RXSTAT_ENABLE |
9e975cc2
MC		 10325 MAC_MODE_TDE_ENABLE | MAC_MODE_RDE_ENABLE |
10326 MAC_MODE_FHDE_ENABLE;
10327 if (tg3_flag(tp, ENABLE_APE))
10328 tp->mac_mode |= MAC_MODE_APE_TX_EN | MAC_MODE_APE_RX_EN;
63c3a66f 10329 if (!tg3_flag(tp, 5705_PLUS) &&
f07e9af3 10330 !(tp->phy_flags & TG3_PHYFLG_PHY_SERDES) &&
4153577a 10331 tg3_asic_rev(tp) != ASIC_REV_5700)
e8f3f6ca 10332 tp->mac_mode |= MAC_MODE_LINK_POLARITY;
1da177e4
LT		 10333 tw32_f(MAC_MODE, tp->mac_mode | MAC_MODE_RXSTAT_CLEAR | MAC_MODE_TXSTAT_CLEAR);
10334 udelay(40);
10335
314fba34 10336 /* tp->grc_local_ctrl is partially set up during tg3_get_invariants().
63c3a66f 10337 * If TG3_FLAG_IS_NIC is zero, we should read the
314fba34
MC		 10338 * register to preserve the GPIO settings for LOMs. The GPIOs,
10339 * whether used as inputs or outputs, are set by boot code after
10340 * reset.
10341 */
63c3a66f 10342 if (!tg3_flag(tp, IS_NIC)) {
314fba34
MC		 10343 u32 gpio_mask;
10344
9d26e213
MC		 10345 gpio_mask = GRC_LCLCTRL_GPIO_OE0 | GRC_LCLCTRL_GPIO_OE1 |
10346 GRC_LCLCTRL_GPIO_OE2 | GRC_LCLCTRL_GPIO_OUTPUT0 |
10347 GRC_LCLCTRL_GPIO_OUTPUT1 | GRC_LCLCTRL_GPIO_OUTPUT2;
3e7d83bc 10348
4153577a 10349 if (tg3_asic_rev(tp) == ASIC_REV_5752)
3e7d83bc
MC		 10350 gpio_mask |= GRC_LCLCTRL_GPIO_OE3 |
10351 GRC_LCLCTRL_GPIO_OUTPUT3;
10352
4153577a 10353 if (tg3_asic_rev(tp) == ASIC_REV_5755)
af36e6b6
MC		 10354 gpio_mask |= GRC_LCLCTRL_GPIO_UART_SEL;
10355
aaf84465 10356 tp->grc_local_ctrl &= ~gpio_mask;
314fba34
MC		 10357 tp->grc_local_ctrl |= tr32(GRC_LOCAL_CTRL) & gpio_mask;
10358
10359 /* GPIO1 must be driven high for eeprom write protect */
63c3a66f 10360 if (tg3_flag(tp, EEPROM_WRITE_PROT))
9d26e213
MC		 10361 tp->grc_local_ctrl |= (GRC_LCLCTRL_GPIO_OE1 |
10362 GRC_LCLCTRL_GPIO_OUTPUT1);
314fba34 10363 }
1da177e4
LT		 10364 tw32_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl);
10365 udelay(100);
10366
c3b5003b 10367 if (tg3_flag(tp, USING_MSIX)) {
baf8a94a 10368 val = tr32(MSGINT_MODE);
c3b5003b
MC		 10369 val |= MSGINT_MODE_ENABLE;
10370 if (tp->irq_cnt > 1)
10371 val |= MSGINT_MODE_MULTIVEC_EN;
5b39de91
MC		 10372 if (!tg3_flag(tp, 1SHOT_MSI))
10373 val |= MSGINT_MODE_ONE_SHOT_DISABLE;
baf8a94a
MC		 10374 tw32(MSGINT_MODE, val);
10375 }
10376
63c3a66f 10377 if (!tg3_flag(tp, 5705_PLUS)) {
1da177e4
LT		 10378 tw32_f(DMAC_MODE, DMAC_MODE_ENABLE);
10379 udelay(40);
10380 }
10381
10382 val = (WDMAC_MODE_ENABLE | WDMAC_MODE_TGTABORT_ENAB |
10383 WDMAC_MODE_MSTABORT_ENAB | WDMAC_MODE_PARITYERR_ENAB |
10384 WDMAC_MODE_ADDROFLOW_ENAB | WDMAC_MODE_FIFOOFLOW_ENAB |
10385 WDMAC_MODE_FIFOURUN_ENAB | WDMAC_MODE_FIFOOREAD_ENAB |
10386 WDMAC_MODE_LNGREAD_ENAB);
10387
4153577a
JP		 10388 if (tg3_asic_rev(tp) == ASIC_REV_5705 &&
10389 tg3_chip_rev_id(tp) != CHIPREV_ID_5705_A0) {
63c3a66f 10390 if (tg3_flag(tp, TSO_CAPABLE) &&
4153577a
JP		 10391 (tg3_chip_rev_id(tp) == CHIPREV_ID_5705_A1 ||
10392 tg3_chip_rev_id(tp) == CHIPREV_ID_5705_A2)) {
1da177e4
LT		 10393 /* nothing */
10394 } else if (!(tr32(TG3PCI_PCISTATE) & PCISTATE_BUS_SPEED_HIGH) &&
63c3a66f 10395 !tg3_flag(tp, IS_5788)) {
1da177e4
LT		 10396 val |= WDMAC_MODE_RX_ACCEL;
10397 }
10398 }
10399
d9ab5ad1 10400 /* Enable host coalescing bug fix */
63c3a66f 10401 if (tg3_flag(tp, 5755_PLUS))
f51f3562 10402 val |= WDMAC_MODE_STATUS_TAG_FIX;
d9ab5ad1 10403
4153577a 10404 if (tg3_asic_rev(tp) == ASIC_REV_5785)
788a035e
MC		 10405 val |= WDMAC_MODE_BURST_ALL_DATA;
10406
1da177e4
LT		 10407 tw32_f(WDMAC_MODE, val);
10408 udelay(40);
10409
63c3a66f 10410 if (tg3_flag(tp, PCIX_MODE)) {
9974a356
MC		 10411 u16 pcix_cmd;
10412
10413 pci_read_config_word(tp->pdev, tp->pcix_cap + PCI_X_CMD,
10414 &pcix_cmd);
4153577a 10415 if (tg3_asic_rev(tp) == ASIC_REV_5703) {
9974a356
MC		 10416 pcix_cmd &= ~PCI_X_CMD_MAX_READ;
10417 pcix_cmd |= PCI_X_CMD_READ_2K;
4153577a 10418 } else if (tg3_asic_rev(tp) == ASIC_REV_5704) {
9974a356
MC		 10419 pcix_cmd &= ~(PCI_X_CMD_MAX_SPLIT | PCI_X_CMD_MAX_READ);
10420 pcix_cmd |= PCI_X_CMD_READ_2K;
1da177e4 10421 }
9974a356
MC		 10422 pci_write_config_word(tp->pdev, tp->pcix_cap + PCI_X_CMD,
10423 pcix_cmd);
1da177e4
LT		 10424 }
10425
10426 tw32_f(RDMAC_MODE, rdmac_mode);
10427 udelay(40);
10428
9bc297ea
NS		 10429 if (tg3_asic_rev(tp) == ASIC_REV_5719 ||
10430 tg3_asic_rev(tp) == ASIC_REV_5720) {
091f0ea3
MC		 10431 for (i = 0; i < TG3_NUM_RDMA_CHANNELS; i++) {
10432 if (tr32(TG3_RDMA_LENGTH + (i << 2)) > TG3_MAX_MTU(tp))
10433 break;
10434 }
10435 if (i < TG3_NUM_RDMA_CHANNELS) {
10436 val = tr32(TG3_LSO_RD_DMA_CRPTEN_CTRL);
9bc297ea 10437 val |= tg3_lso_rd_dma_workaround_bit(tp);
091f0ea3 10438 tw32(TG3_LSO_RD_DMA_CRPTEN_CTRL, val);
9bc297ea 10439 tg3_flag_set(tp, 5719_5720_RDMA_BUG);
091f0ea3
MC		 10440 }
10441 }
10442
1da177e4 10443 tw32(RCVDCC_MODE, RCVDCC_MODE_ENABLE | RCVDCC_MODE_ATTN_ENABLE);
63c3a66f 10444 if (!tg3_flag(tp, 5705_PLUS))
1da177e4 10445 tw32(MBFREE_MODE, MBFREE_MODE_ENABLE);
9936bcf6 10446
4153577a 10447 if (tg3_asic_rev(tp) == ASIC_REV_5761)
9936bcf6
MC		 10448 tw32(SNDDATAC_MODE,
10449 SNDDATAC_MODE_ENABLE | SNDDATAC_MODE_CDELAY);
10450 else
10451 tw32(SNDDATAC_MODE, SNDDATAC_MODE_ENABLE);
10452
1da177e4
LT		 10453 tw32(SNDBDC_MODE, SNDBDC_MODE_ENABLE | SNDBDC_MODE_ATTN_ENABLE);
10454 tw32(RCVBDI_MODE, RCVBDI_MODE_ENABLE | RCVBDI_MODE_RCB_ATTN_ENAB);
7cb32cf2 10455 val = RCVDBDI_MODE_ENABLE | RCVDBDI_MODE_INV_RING_SZ;
63c3a66f 10456 if (tg3_flag(tp, LRG_PROD_RING_CAP))
7cb32cf2
MC		 10457 val |= RCVDBDI_MODE_LRG_RING_SZ;
10458 tw32(RCVDBDI_MODE, val);
1da177e4 10459 tw32(SNDDATAI_MODE, SNDDATAI_MODE_ENABLE);
63c3a66f
JP		 10460 if (tg3_flag(tp, HW_TSO_1) ||
10461 tg3_flag(tp, HW_TSO_2) ||
10462 tg3_flag(tp, HW_TSO_3))
1da177e4 10463 tw32(SNDDATAI_MODE, SNDDATAI_MODE_ENABLE | 0x8);
baf8a94a 10464 val = SNDBDI_MODE_ENABLE | SNDBDI_MODE_ATTN_ENABLE;
63c3a66f 10465 if (tg3_flag(tp, ENABLE_TSS))
baf8a94a
MC		 10466 val |= SNDBDI_MODE_MULTI_TXQ_EN;
10467 tw32(SNDBDI_MODE, val);
1da177e4
LT		 10468 tw32(SNDBDS_MODE, SNDBDS_MODE_ENABLE | SNDBDS_MODE_ATTN_ENABLE);
10469
4153577a 10470 if (tg3_chip_rev_id(tp) == CHIPREV_ID_5701_A0) {
1da177e4
LT		 10471 err = tg3_load_5701_a0_firmware_fix(tp);
10472 if (err)
10473 return err;
10474 }
10475
c4dab506
NS		 10476 if (tg3_asic_rev(tp) == ASIC_REV_57766) {
10477 /* Ignore any errors for the firmware download. If download
10478 * fails, the device will operate with EEE disabled
10479 */
10480 tg3_load_57766_firmware(tp);
10481 }
10482
63c3a66f 10483 if (tg3_flag(tp, TSO_CAPABLE)) {
1da177e4
LT		 10484 err = tg3_load_tso_firmware(tp);
10485 if (err)
10486 return err;
10487 }
1da177e4
LT		 10488
10489 tp->tx_mode = TX_MODE_ENABLE;
f2096f94 10490
63c3a66f 10491 if (tg3_flag(tp, 5755_PLUS) ||
4153577a 10492 tg3_asic_rev(tp) == ASIC_REV_5906)
b1d05210 10493 tp->tx_mode |= TX_MODE_MBUF_LOCKUP_FIX;
f2096f94 10494
4153577a
JP		 10495 if (tg3_asic_rev(tp) == ASIC_REV_5720 ||
10496 tg3_asic_rev(tp) == ASIC_REV_5762) {
f2096f94
MC		 10497 val = TX_MODE_JMB_FRM_LEN | TX_MODE_CNT_DN_MODE;
10498 tp->tx_mode &= ~val;
10499 tp->tx_mode |= tr32(MAC_TX_MODE) & val;
10500 }
10501
1da177e4
LT		 10502 tw32_f(MAC_TX_MODE, tp->tx_mode);
10503 udelay(100);
10504
63c3a66f 10505 if (tg3_flag(tp, ENABLE_RSS)) {
bcebcc46 10506 tg3_rss_write_indir_tbl(tp);
baf8a94a
MC		 10507
10508 /* Setup the "secret" hash key. */
10509 tw32(MAC_RSS_HASH_KEY_0, 0x5f865437);
10510 tw32(MAC_RSS_HASH_KEY_1, 0xe4ac62cc);
10511 tw32(MAC_RSS_HASH_KEY_2, 0x50103a45);
10512 tw32(MAC_RSS_HASH_KEY_3, 0x36621985);
10513 tw32(MAC_RSS_HASH_KEY_4, 0xbf14c0e8);
10514 tw32(MAC_RSS_HASH_KEY_5, 0x1bc27a1e);
10515 tw32(MAC_RSS_HASH_KEY_6, 0x84f4b556);
10516 tw32(MAC_RSS_HASH_KEY_7, 0x094ea6fe);
10517 tw32(MAC_RSS_HASH_KEY_8, 0x7dda01e7);
10518 tw32(MAC_RSS_HASH_KEY_9, 0xc04d7481);
10519 }
10520
1da177e4 10521 tp->rx_mode = RX_MODE_ENABLE;
63c3a66f 10522 if (tg3_flag(tp, 5755_PLUS))
af36e6b6
MC		 10523 tp->rx_mode |= RX_MODE_IPV6_CSUM_ENABLE;
10524
378b72c8
NS		 10525 if (tg3_asic_rev(tp) == ASIC_REV_5762)
10526 tp->rx_mode |= RX_MODE_IPV4_FRAG_FIX;
10527
63c3a66f 10528 if (tg3_flag(tp, ENABLE_RSS))
baf8a94a
MC		 10529 tp->rx_mode |= RX_MODE_RSS_ENABLE |
10530 RX_MODE_RSS_ITBL_HASH_BITS_7 |
10531 RX_MODE_RSS_IPV6_HASH_EN |
10532 RX_MODE_RSS_TCP_IPV6_HASH_EN |
10533 RX_MODE_RSS_IPV4_HASH_EN |
10534 RX_MODE_RSS_TCP_IPV4_HASH_EN;
10535
1da177e4
LT		 10536 tw32_f(MAC_RX_MODE, tp->rx_mode);
10537 udelay(10);
10538
1da177e4
LT		 10539 tw32(MAC_LED_CTRL, tp->led_ctrl);
10540
10541 tw32(MAC_MI_STAT, MAC_MI_STAT_LNKSTAT_ATTN_ENAB);
f07e9af3 10542 if (tp->phy_flags & TG3_PHYFLG_PHY_SERDES) {
1da177e4
LT		 10543 tw32_f(MAC_RX_MODE, RX_MODE_RESET);
10544 udelay(10);
10545 }
10546 tw32_f(MAC_RX_MODE, tp->rx_mode);
10547 udelay(10);
10548
f07e9af3 10549 if (tp->phy_flags & TG3_PHYFLG_PHY_SERDES) {
4153577a
JP		 10550 if ((tg3_asic_rev(tp) == ASIC_REV_5704) &&
10551 !(tp->phy_flags & TG3_PHYFLG_SERDES_PREEMPHASIS)) {
1da177e4
LT		 10552 /* Set drive transmission level to 1.2V */
10553 /* only if the signal pre-emphasis bit is not set */
10554 val = tr32(MAC_SERDES_CFG);
10555 val &= 0xfffff000;
10556 val |= 0x880;
10557 tw32(MAC_SERDES_CFG, val);
10558 }
4153577a 10559 if (tg3_chip_rev_id(tp) == CHIPREV_ID_5703_A1)
1da177e4
LT		 10560 tw32(MAC_SERDES_CFG, 0x616000);
10561 }
10562
10563 /* Prevent chip from dropping frames when flow control
10564 * is enabled.
10565 */
55086ad9 10566 if (tg3_flag(tp, 57765_CLASS))
666bc831
MC		 10567 val = 1;
10568 else
10569 val = 2;
10570 tw32_f(MAC_LOW_WMARK_MAX_RX_FRAME, val);
1da177e4 10571
4153577a 10572 if (tg3_asic_rev(tp) == ASIC_REV_5704 &&
f07e9af3 10573 (tp->phy_flags & TG3_PHYFLG_PHY_SERDES)) {
1da177e4 10574 /* Use hardware link auto-negotiation */
63c3a66f 10575 tg3_flag_set(tp, HW_AUTONEG);
1da177e4
LT		 10576 }
10577
f07e9af3 10578 if ((tp->phy_flags & TG3_PHYFLG_MII_SERDES) &&
4153577a 10579 tg3_asic_rev(tp) == ASIC_REV_5714) {
d4d2c558
MC		 10580 u32 tmp;
10581
10582 tmp = tr32(SERDES_RX_CTRL);
10583 tw32(SERDES_RX_CTRL, tmp | SERDES_RX_SIG_DETECT);
10584 tp->grc_local_ctrl &= ~GRC_LCLCTRL_USE_EXT_SIG_DETECT;
10585 tp->grc_local_ctrl |= GRC_LCLCTRL_USE_SIG_DETECT;
10586 tw32(GRC_LOCAL_CTRL, tp->grc_local_ctrl);
10587 }
10588
63c3a66f 10589 if (!tg3_flag(tp, USE_PHYLIB)) {
c6700ce2 10590 if (tp->phy_flags & TG3_PHYFLG_IS_LOW_POWER)
80096068 10591 tp->phy_flags &= ~TG3_PHYFLG_IS_LOW_POWER;
1da177e4 10592
953c96e0 10593 err = tg3_setup_phy(tp, false);
dd477003
MC		 10594 if (err)
10595 return err;
1da177e4 10596
f07e9af3
MC		 10597 if (!(tp->phy_flags & TG3_PHYFLG_PHY_SERDES) &&
10598 !(tp->phy_flags & TG3_PHYFLG_IS_FET)) {
dd477003
MC		 10599 u32 tmp;
10600
10601 /* Clear CRC stats. */
10602 if (!tg3_readphy(tp, MII_TG3_TEST1, &tmp)) {
10603 tg3_writephy(tp, MII_TG3_TEST1,
10604 tmp | MII_TG3_TEST1_CRC_EN);
f08aa1a8 10605 tg3_readphy(tp, MII_TG3_RXR_COUNTERS, &tmp);
dd477003 10606 }
1da177e4
LT		 10607 }
10608 }
10609
10610 __tg3_set_rx_mode(tp->dev);
10611
10612 /* Initialize receive rules. */
10613 tw32(MAC_RCV_RULE_0, 0xc2000000 & RCV_RULE_DISABLE_MASK);
10614 tw32(MAC_RCV_VALUE_0, 0xffffffff & RCV_RULE_DISABLE_MASK);
10615 tw32(MAC_RCV_RULE_1, 0x86000004 & RCV_RULE_DISABLE_MASK);
10616 tw32(MAC_RCV_VALUE_1, 0xffffffff & RCV_RULE_DISABLE_MASK);
10617
63c3a66f 10618 if (tg3_flag(tp, 5705_PLUS) && !tg3_flag(tp, 5780_CLASS))
1da177e4
LT		 10619 limit = 8;
10620 else
10621 limit = 16;
63c3a66f 10622 if (tg3_flag(tp, ENABLE_ASF))
1da177e4
LT		 10623 limit -= 4;
10624 switch (limit) {
10625 case 16:
10626 tw32(MAC_RCV_RULE_15, 0); tw32(MAC_RCV_VALUE_15, 0);
10627 case 15:
10628 tw32(MAC_RCV_RULE_14, 0); tw32(MAC_RCV_VALUE_14, 0);
10629 case 14:
10630 tw32(MAC_RCV_RULE_13, 0); tw32(MAC_RCV_VALUE_13, 0);
10631 case 13:
10632 tw32(MAC_RCV_RULE_12, 0); tw32(MAC_RCV_VALUE_12, 0);
10633 case 12:
10634 tw32(MAC_RCV_RULE_11, 0); tw32(MAC_RCV_VALUE_11, 0);
10635 case 11:
10636 tw32(MAC_RCV_RULE_10, 0); tw32(MAC_RCV_VALUE_10, 0);
10637 case 10:
10638 tw32(MAC_RCV_RULE_9, 0); tw32(MAC_RCV_VALUE_9, 0);
10639 case 9:
10640 tw32(MAC_RCV_RULE_8, 0); tw32(MAC_RCV_VALUE_8, 0);
10641 case 8:
10642 tw32(MAC_RCV_RULE_7, 0); tw32(MAC_RCV_VALUE_7, 0);
10643 case 7:
10644 tw32(MAC_RCV_RULE_6, 0); tw32(MAC_RCV_VALUE_6, 0);
10645 case 6:
10646 tw32(MAC_RCV_RULE_5, 0); tw32(MAC_RCV_VALUE_5, 0);
10647 case 5:
10648 tw32(MAC_RCV_RULE_4, 0); tw32(MAC_RCV_VALUE_4, 0);
10649 case 4:
10650 /* tw32(MAC_RCV_RULE_3, 0); tw32(MAC_RCV_VALUE_3, 0); */
10651 case 3:
10652 /* tw32(MAC_RCV_RULE_2, 0); tw32(MAC_RCV_VALUE_2, 0); */
10653 case 2:
10654 case 1:
10655
10656 default:
10657 break;
855e1111 10658 }
1da177e4 10659
63c3a66f 10660 if (tg3_flag(tp, ENABLE_APE))
9ce768ea
MC		 10661 /* Write our heartbeat update interval to APE. */
10662 tg3_ape_write32(tp, TG3_APE_HOST_HEARTBEAT_INT_MS,
10663 APE_HOST_HEARTBEAT_INT_DISABLE);
0d3031d9 10664
1da177e4
LT		 10665 tg3_write_sig_post_reset(tp, RESET_KIND_INIT);
10666
1da177e4
LT		 10667 return 0;
10668}
10669
10670/* Called at device open time to get the chip ready for
10671 * packet processing. Invoked with tp->lock held.
10672 */
953c96e0 10673static int tg3_init_hw(struct tg3 *tp, bool reset_phy)
1da177e4 10674{
df465abf
NS		 10675 /* Chip may have been just powered on. If so, the boot code may still
10676 * be running initialization. Wait for it to finish to avoid races in
10677 * accessing the hardware.
10678 */
10679 tg3_enable_register_access(tp);
10680 tg3_poll_fw(tp);
10681
1da177e4
LT		 10682 tg3_switch_clocks(tp);
10683
10684 tw32(TG3PCI_MEM_WIN_BASE_ADDR, 0);
10685
2f751b67 10686 return tg3_reset_hw(tp, reset_phy);
1da177e4
LT		 10687}
10688
aed93e0b
MC		 10689static void tg3_sd_scan_scratchpad(struct tg3 *tp, struct tg3_ocir *ocir)
10690{
10691 int i;
10692
10693 for (i = 0; i < TG3_SD_NUM_RECS; i++, ocir++) {
10694 u32 off = i * TG3_OCIR_LEN, len = TG3_OCIR_LEN;
10695
10696 tg3_ape_scratchpad_read(tp, (u32 *) ocir, off, len);
10697 off += len;
10698
10699 if (ocir->signature != TG3_OCIR_SIG_MAGIC ||
10700 !(ocir->version_flags & TG3_OCIR_FLAG_ACTIVE))
10701 memset(ocir, 0, TG3_OCIR_LEN);
10702 }
10703}
10704
10705/* sysfs attributes for hwmon */
10706static ssize_t tg3_show_temp(struct device *dev,
10707 struct device_attribute *devattr, char *buf)
10708{
aed93e0b 10709 struct sensor_device_attribute *attr = to_sensor_dev_attr(devattr);
a2f4dfba 10710 struct tg3 *tp = dev_get_drvdata(dev);
aed93e0b
MC		 10711 u32 temperature;
10712
10713 spin_lock_bh(&tp->lock);
10714 tg3_ape_scratchpad_read(tp, &temperature, attr->index,
10715 sizeof(temperature));
10716 spin_unlock_bh(&tp->lock);
10717 return sprintf(buf, "%u\n", temperature);
10718}
10719
10720
10721static SENSOR_DEVICE_ATTR(temp1_input, S_IRUGO, tg3_show_temp, NULL,
10722 TG3_TEMP_SENSOR_OFFSET);
10723static SENSOR_DEVICE_ATTR(temp1_crit, S_IRUGO, tg3_show_temp, NULL,
10724 TG3_TEMP_CAUTION_OFFSET);
10725static SENSOR_DEVICE_ATTR(temp1_max, S_IRUGO, tg3_show_temp, NULL,
10726 TG3_TEMP_MAX_OFFSET);
10727
a2f4dfba 10728static struct attribute *tg3_attrs[] = {
aed93e0b
MC		 10729 &sensor_dev_attr_temp1_input.dev_attr.attr,
10730 &sensor_dev_attr_temp1_crit.dev_attr.attr,
10731 &sensor_dev_attr_temp1_max.dev_attr.attr,
10732 NULL
10733};
a2f4dfba 10734ATTRIBUTE_GROUPS(tg3);
aed93e0b 10735
aed93e0b
MC		 10736static void tg3_hwmon_close(struct tg3 *tp)
10737{
aed93e0b
MC		 10738 if (tp->hwmon_dev) {
10739 hwmon_device_unregister(tp->hwmon_dev);
10740 tp->hwmon_dev = NULL;
aed93e0b 10741 }
aed93e0b
MC		 10742}
10743
10744static void tg3_hwmon_open(struct tg3 *tp)
10745{
a2f4dfba 10746 int i;
aed93e0b
MC		 10747 u32 size = 0;
10748 struct pci_dev *pdev = tp->pdev;
10749 struct tg3_ocir ocirs[TG3_SD_NUM_RECS];
10750
10751 tg3_sd_scan_scratchpad(tp, ocirs);
10752
10753 for (i = 0; i < TG3_SD_NUM_RECS; i++) {
10754 if (!ocirs[i].src_data_length)
10755 continue;
10756
10757 size += ocirs[i].src_hdr_length;
10758 size += ocirs[i].src_data_length;
10759 }
10760
10761 if (!size)
10762 return;
10763
a2f4dfba
GR		 10764 tp->hwmon_dev = hwmon_device_register_with_groups(&pdev->dev, "tg3",
10765 tp, tg3_groups);
aed93e0b
MC		 10766 if (IS_ERR(tp->hwmon_dev)) {
10767 tp->hwmon_dev = NULL;
10768 dev_err(&pdev->dev, "Cannot register hwmon device, aborting\n");
aed93e0b 10769 }
aed93e0b
MC		 10770}
10771
10772
1da177e4
LT		 10773#define TG3_STAT_ADD32(PSTAT, REG) \
10774do { u32 __val = tr32(REG); \
10775 (PSTAT)->low += __val; \
10776 if ((PSTAT)->low < __val) \
10777 (PSTAT)->high += 1; \
10778} while (0)
10779
10780static void tg3_periodic_fetch_stats(struct tg3 *tp)
10781{
10782 struct tg3_hw_stats *sp = tp->hw_stats;
10783
f4a46d1f 10784 if (!tp->link_up)
1da177e4
LT		 10785 return;
10786
10787 TG3_STAT_ADD32(&sp->tx_octets, MAC_TX_STATS_OCTETS);
10788 TG3_STAT_ADD32(&sp->tx_collisions, MAC_TX_STATS_COLLISIONS);
10789 TG3_STAT_ADD32(&sp->tx_xon_sent, MAC_TX_STATS_XON_SENT);
10790 TG3_STAT_ADD32(&sp->tx_xoff_sent, MAC_TX_STATS_XOFF_SENT);
10791 TG3_STAT_ADD32(&sp->tx_mac_errors, MAC_TX_STATS_MAC_ERRORS);
10792 TG3_STAT_ADD32(&sp->tx_single_collisions, MAC_TX_STATS_SINGLE_COLLISIONS);
10793 TG3_STAT_ADD32(&sp->tx_mult_collisions, MAC_TX_STATS_MULT_COLLISIONS);
10794 TG3_STAT_ADD32(&sp->tx_deferred, MAC_TX_STATS_DEFERRED);
10795 TG3_STAT_ADD32(&sp->tx_excessive_collisions, MAC_TX_STATS_EXCESSIVE_COL);
10796 TG3_STAT_ADD32(&sp->tx_late_collisions, MAC_TX_STATS_LATE_COL);
10797 TG3_STAT_ADD32(&sp->tx_ucast_packets, MAC_TX_STATS_UCAST);
10798 TG3_STAT_ADD32(&sp->tx_mcast_packets, MAC_TX_STATS_MCAST);
10799 TG3_STAT_ADD32(&sp->tx_bcast_packets, MAC_TX_STATS_BCAST);
9bc297ea 10800 if (unlikely(tg3_flag(tp, 5719_5720_RDMA_BUG) &&
091f0ea3
MC		 10801 (sp->tx_ucast_packets.low + sp->tx_mcast_packets.low +
10802 sp->tx_bcast_packets.low) > TG3_NUM_RDMA_CHANNELS)) {
10803 u32 val;
10804
10805 val = tr32(TG3_LSO_RD_DMA_CRPTEN_CTRL);
9bc297ea 10806 val &= ~tg3_lso_rd_dma_workaround_bit(tp);
091f0ea3 10807 tw32(TG3_LSO_RD_DMA_CRPTEN_CTRL, val);
9bc297ea 10808 tg3_flag_clear(tp, 5719_5720_RDMA_BUG);
091f0ea3 10809 }
1da177e4
LT		 10810
10811 TG3_STAT_ADD32(&sp->rx_octets, MAC_RX_STATS_OCTETS);
10812 TG3_STAT_ADD32(&sp->rx_fragments, MAC_RX_STATS_FRAGMENTS);
10813 TG3_STAT_ADD32(&sp->rx_ucast_packets, MAC_RX_STATS_UCAST);
10814 TG3_STAT_ADD32(&sp->rx_mcast_packets, MAC_RX_STATS_MCAST);
10815 TG3_STAT_ADD32(&sp->rx_bcast_packets, MAC_RX_STATS_BCAST);
10816 TG3_STAT_ADD32(&sp->rx_fcs_errors, MAC_RX_STATS_FCS_ERRORS);
10817 TG3_STAT_ADD32(&sp->rx_align_errors, MAC_RX_STATS_ALIGN_ERRORS);
10818 TG3_STAT_ADD32(&sp->rx_xon_pause_rcvd, MAC_RX_STATS_XON_PAUSE_RECVD);
10819 TG3_STAT_ADD32(&sp->rx_xoff_pause_rcvd, MAC_RX_STATS_XOFF_PAUSE_RECVD);
10820 TG3_STAT_ADD32(&sp->rx_mac_ctrl_rcvd, MAC_RX_STATS_MAC_CTRL_RECVD);
10821 TG3_STAT_ADD32(&sp->rx_xoff_entered, MAC_RX_STATS_XOFF_ENTERED);
10822 TG3_STAT_ADD32(&sp->rx_frame_too_long_errors, MAC_RX_STATS_FRAME_TOO_LONG);
10823 TG3_STAT_ADD32(&sp->rx_jabbers, MAC_RX_STATS_JABBERS);
10824 TG3_STAT_ADD32(&sp->rx_undersize_packets, MAC_RX_STATS_UNDERSIZE);
463d305b
MC		 10825
10826 TG3_STAT_ADD32(&sp->rxbds_empty, RCVLPC_NO_RCV_BD_CNT);
4153577a 10827 if (tg3_asic_rev(tp) != ASIC_REV_5717 &&
94962f7f 10828 tg3_asic_rev(tp) != ASIC_REV_5762 &&
4153577a
JP		 10829 tg3_chip_rev_id(tp) != CHIPREV_ID_5719_A0 &&
10830 tg3_chip_rev_id(tp) != CHIPREV_ID_5720_A0) {
4d958473
MC		 10831 TG3_STAT_ADD32(&sp->rx_discards, RCVLPC_IN_DISCARDS_CNT);
10832 } else {
10833 u32 val = tr32(HOSTCC_FLOW_ATTN);
10834 val = (val & HOSTCC_FLOW_ATTN_MBUF_LWM) ? 1 : 0;
10835 if (val) {
10836 tw32(HOSTCC_FLOW_ATTN, HOSTCC_FLOW_ATTN_MBUF_LWM);
10837 sp->rx_discards.low += val;
10838 if (sp->rx_discards.low < val)
10839 sp->rx_discards.high += 1;
10840 }
10841 sp->mbuf_lwm_thresh_hit = sp->rx_discards;
10842 }
463d305b 10843 TG3_STAT_ADD32(&sp->rx_errors, RCVLPC_IN_ERRORS_CNT);
1da177e4
LT		 10844}
10845
0e6cf6a9
MC		 10846static void tg3_chk_missed_msi(struct tg3 *tp)
10847{
10848 u32 i;
10849
10850 for (i = 0; i < tp->irq_cnt; i++) {
10851 struct tg3_napi *tnapi = &tp->napi[i];
10852
10853 if (tg3_has_work(tnapi)) {
10854 if (tnapi->last_rx_cons == tnapi->rx_rcb_ptr &&
10855 tnapi->last_tx_cons == tnapi->tx_cons) {
10856 if (tnapi->chk_msi_cnt < 1) {
10857 tnapi->chk_msi_cnt++;
10858 return;
10859 }
7f230735 10860 tg3_msi(0, tnapi);
0e6cf6a9
MC		 10861 }
10862 }
10863 tnapi->chk_msi_cnt = 0;
10864 tnapi->last_rx_cons = tnapi->rx_rcb_ptr;
10865 tnapi->last_tx_cons = tnapi->tx_cons;
10866 }
10867}
10868
1da177e4
LT		 10869static void tg3_timer(unsigned long __opaque)
10870{
10871 struct tg3 *tp = (struct tg3 *) __opaque;
1da177e4 10872
5b190624 10873 if (tp->irq_sync || tg3_flag(tp, RESET_TASK_PENDING))
f475f163
MC		 10874 goto restart_timer;
10875
f47c11ee 10876 spin_lock(&tp->lock);
1da177e4 10877
4153577a 10878 if (tg3_asic_rev(tp) == ASIC_REV_5717 ||
55086ad9 10879 tg3_flag(tp, 57765_CLASS))
0e6cf6a9
MC		 10880 tg3_chk_missed_msi(tp);
10881
7e6c63f0
HM		 10882 if (tg3_flag(tp, FLUSH_POSTED_WRITES)) {
10883 /* BCM4785: Flush posted writes from GbE to host memory. */
10884 tr32(HOSTCC_MODE);
10885 }
10886
63c3a66f 10887 if (!tg3_flag(tp, TAGGED_STATUS)) {
fac9b83e
DM		 10888 /* All of this garbage is because when using non-tagged
10889 * IRQ status the mailbox/status_block protocol the chip
10890 * uses with the cpu is race prone.
10891 */
898a56f8 10892 if (tp->napi[0].hw_status->status & SD_STATUS_UPDATED) {
fac9b83e
DM		 10893 tw32(GRC_LOCAL_CTRL,
10894 tp->grc_local_ctrl | GRC_LCLCTRL_SETINT);
10895 } else {
10896 tw32(HOSTCC_MODE, tp->coalesce_mode |
fd2ce37f 10897 HOSTCC_MODE_ENABLE | HOSTCC_MODE_NOW);
fac9b83e 10898 }
1da177e4 10899
fac9b83e 10900 if (!(tr32(WDMAC_MODE) & WDMAC_MODE_ENABLE)) {
f47c11ee 10901 spin_unlock(&tp->lock);
db219973 10902 tg3_reset_task_schedule(tp);
5b190624 10903 goto restart_timer;
fac9b83e 10904 }
1da177e4
LT		 10905 }
10906
1da177e4
LT		 10907 /* This part only runs once per second. */
10908 if (!--tp->timer_counter) {
63c3a66f 10909 if (tg3_flag(tp, 5705_PLUS))
fac9b83e
DM		 10910 tg3_periodic_fetch_stats(tp);
10911
b0c5943f
MC		 10912 if (tp->setlpicnt && !--tp->setlpicnt)
10913 tg3_phy_eee_enable(tp);
52b02d04 10914
63c3a66f 10915 if (tg3_flag(tp, USE_LINKCHG_REG)) {
1da177e4
LT		 10916 u32 mac_stat;
10917 int phy_event;
10918
10919 mac_stat = tr32(MAC_STATUS);
10920
10921 phy_event = 0;
f07e9af3 10922 if (tp->phy_flags & TG3_PHYFLG_USE_MI_INTERRUPT) {
1da177e4
LT		 10923 if (mac_stat & MAC_STATUS_MI_INTERRUPT)
10924 phy_event = 1;
10925 } else if (mac_stat & MAC_STATUS_LNKSTATE_CHANGED)
10926 phy_event = 1;
10927
10928 if (phy_event)
953c96e0 10929 tg3_setup_phy(tp, false);
63c3a66f 10930 } else if (tg3_flag(tp, POLL_SERDES)) {
1da177e4
LT		 10931 u32 mac_stat = tr32(MAC_STATUS);
10932 int need_setup = 0;
10933
f4a46d1f 10934 if (tp->link_up &&
1da177e4
LT		 10935 (mac_stat & MAC_STATUS_LNKSTATE_CHANGED)) {
10936 need_setup = 1;
10937 }
f4a46d1f 10938 if (!tp->link_up &&
1da177e4
LT		 10939 (mac_stat & (MAC_STATUS_PCS_SYNCED |
10940 MAC_STATUS_SIGNAL_DET))) {
10941 need_setup = 1;
10942 }
10943 if (need_setup) {
3d3ebe74
MC		 10944 if (!tp->serdes_counter) {
10945 tw32_f(MAC_MODE,
10946 (tp->mac_mode &
10947 ~MAC_MODE_PORT_MODE_MASK));
10948 udelay(40);
10949 tw32_f(MAC_MODE, tp->mac_mode);
10950 udelay(40);
10951 }
953c96e0 10952 tg3_setup_phy(tp, false);
1da177e4 10953 }
f07e9af3 10954 } else if ((tp->phy_flags & TG3_PHYFLG_MII_SERDES) &&
63c3a66f 10955 tg3_flag(tp, 5780_CLASS)) {
747e8f8b 10956 tg3_serdes_parallel_detect(tp);
1743b83c
NS		 10957 } else if (tg3_flag(tp, POLL_CPMU_LINK)) {
10958 u32 cpmu = tr32(TG3_CPMU_STATUS);
10959 bool link_up = !((cpmu & TG3_CPMU_STATUS_LINK_MASK) ==
10960 TG3_CPMU_STATUS_LINK_MASK);
10961
10962 if (link_up != tp->link_up)
10963 tg3_setup_phy(tp, false);
57d8b880 10964 }
1da177e4
LT		 10965
10966 tp->timer_counter = tp->timer_multiplier;
10967 }
10968
130b8e4d
MC		 10969 /* Heartbeat is only sent once every 2 seconds.
10970 *
10971 * The heartbeat is to tell the ASF firmware that the host
10972 * driver is still alive. In the event that the OS crashes,
10973 * ASF needs to reset the hardware to free up the FIFO space
10974 * that may be filled with rx packets destined for the host.
10975 * If the FIFO is full, ASF will no longer function properly.
10976 *
10977 * Unintended resets have been reported on real time kernels
10978 * where the timer doesn't run on time. Netpoll will also have
10979 * same problem.
10980 *
10981 * The new FWCMD_NICDRV_ALIVE3 command tells the ASF firmware
10982 * to check the ring condition when the heartbeat is expiring
10983 * before doing the reset. This will prevent most unintended
10984 * resets.
10985 */
1da177e4 10986 if (!--tp->asf_counter) {
63c3a66f 10987 if (tg3_flag(tp, ENABLE_ASF) && !tg3_flag(tp, ENABLE_APE)) {
7c5026aa
MC		 10988 tg3_wait_for_event_ack(tp);
10989
bbadf503 10990 tg3_write_mem(tp, NIC_SRAM_FW_CMD_MBOX,
130b8e4d 10991 FWCMD_NICDRV_ALIVE3);
bbadf503 10992 tg3_write_mem(tp, NIC_SRAM_FW_CMD_LEN_MBOX, 4);
c6cdf436
MC		 10993 tg3_write_mem(tp, NIC_SRAM_FW_CMD_DATA_MBOX,
10994 TG3_FW_UPDATE_TIMEOUT_SEC);
4ba526ce
MC		 10995
10996 tg3_generate_fw_event(tp);
1da177e4
LT		 10997 }
10998 tp->asf_counter = tp->asf_multiplier;
10999 }
11000
f47c11ee 11001 spin_unlock(&tp->lock);
1da177e4 11002
f475f163 11003restart_timer:
1da177e4
LT		 11004 tp->timer.expires = jiffies + tp->timer_offset;
11005 add_timer(&tp->timer);
11006}
11007
229b1ad1 11008static void tg3_timer_init(struct tg3 *tp)
21f7638e
MC		 11009{
11010 if (tg3_flag(tp, TAGGED_STATUS) &&
4153577a 11011 tg3_asic_rev(tp) != ASIC_REV_5717 &&
21f7638e
MC		 11012 !tg3_flag(tp, 57765_CLASS))
11013 tp->timer_offset = HZ;
11014 else
11015 tp->timer_offset = HZ / 10;
11016
11017 BUG_ON(tp->timer_offset > HZ);
11018
11019 tp->timer_multiplier = (HZ / tp->timer_offset);
11020 tp->asf_multiplier = (HZ / tp->timer_offset) *
11021 TG3_FW_UPDATE_FREQ_SEC;
11022
11023 init_timer(&tp->timer);
11024 tp->timer.data = (unsigned long) tp;
11025 tp->timer.function = tg3_timer;
11026}
11027
11028static void tg3_timer_start(struct tg3 *tp)
11029{
11030 tp->asf_counter = tp->asf_multiplier;
11031 tp->timer_counter = tp->timer_multiplier;
11032
11033 tp->timer.expires = jiffies + tp->timer_offset;
11034 add_timer(&tp->timer);
11035}
11036
11037static void tg3_timer_stop(struct tg3 *tp)
11038{
11039 del_timer_sync(&tp->timer);
11040}
11041
11042/* Restart hardware after configuration changes, self-test, etc.
11043 * Invoked with tp->lock held.
11044 */
953c96e0 11045static int tg3_restart_hw(struct tg3 *tp, bool reset_phy)
21f7638e
MC		 11046 __releases(tp->lock)
11047 __acquires(tp->lock)
11048{
11049 int err;
11050
11051 err = tg3_init_hw(tp, reset_phy);
11052 if (err) {
11053 netdev_err(tp->dev,
11054 "Failed to re-initialize device, aborting\n");
11055 tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
11056 tg3_full_unlock(tp);
11057 tg3_timer_stop(tp);
11058 tp->irq_sync = 0;
11059 tg3_napi_enable(tp);
11060 dev_close(tp->dev);
11061 tg3_full_lock(tp, 0);
11062 }
11063 return err;
11064}
11065
11066static void tg3_reset_task(struct work_struct *work)
11067{
11068 struct tg3 *tp = container_of(work, struct tg3, reset_task);
11069 int err;
11070
11071 tg3_full_lock(tp, 0);
11072
11073 if (!netif_running(tp->dev)) {
11074 tg3_flag_clear(tp, RESET_TASK_PENDING);
11075 tg3_full_unlock(tp);
11076 return;
11077 }
11078
11079 tg3_full_unlock(tp);
11080
11081 tg3_phy_stop(tp);
11082
11083 tg3_netif_stop(tp);
11084
11085 tg3_full_lock(tp, 1);
11086
11087 if (tg3_flag(tp, TX_RECOVERY_PENDING)) {
11088 tp->write32_tx_mbox = tg3_write32_tx_mbox;
11089 tp->write32_rx_mbox = tg3_write_flush_reg32;
11090 tg3_flag_set(tp, MBOX_WRITE_REORDER);
11091 tg3_flag_clear(tp, TX_RECOVERY_PENDING);
11092 }
11093
11094 tg3_halt(tp, RESET_KIND_SHUTDOWN, 0);
953c96e0 11095 err = tg3_init_hw(tp, true);
21f7638e
MC		 11096 if (err)
11097 goto out;
11098
11099 tg3_netif_start(tp);
11100
11101out:
11102 tg3_full_unlock(tp);
11103
11104 if (!err)
11105 tg3_phy_start(tp);
11106
11107 tg3_flag_clear(tp, RESET_TASK_PENDING);
11108}
11109
4f125f42 11110static int tg3_request_irq(struct tg3 *tp, int irq_num)
fcfa0a32 11111{
7d12e780 11112 irq_handler_t fn;
fcfa0a32 11113 unsigned long flags;
4f125f42
MC		 11114 char *name;
11115 struct tg3_napi *tnapi = &tp->napi[irq_num];
11116
11117 if (tp->irq_cnt == 1)
11118 name = tp->dev->name;
11119 else {
11120 name = &tnapi->irq_lbl[0];
21e315e1
NS		 11121 if (tnapi->tx_buffers && tnapi->rx_rcb)
11122 snprintf(name, IFNAMSIZ,
11123 "%s-txrx-%d", tp->dev->name, irq_num);
11124 else if (tnapi->tx_buffers)
11125 snprintf(name, IFNAMSIZ,
11126 "%s-tx-%d", tp->dev->name, irq_num);
11127 else if (tnapi->rx_rcb)
11128 snprintf(name, IFNAMSIZ,
11129 "%s-rx-%d", tp->dev->name, irq_num);
11130 else
11131 snprintf(name, IFNAMSIZ,
11132 "%s-%d", tp->dev->name, irq_num);
4f125f42
MC		 11133 name[IFNAMSIZ-1] = 0;
11134 }
fcfa0a32 11135
63c3a66f 11136 if (tg3_flag(tp, USING_MSI) || tg3_flag(tp, USING_MSIX)) {
fcfa0a32 11137 fn = tg3_msi;
63c3a66f 11138 if (tg3_flag(tp, 1SHOT_MSI))
fcfa0a32 11139 fn = tg3_msi_1shot;
ab392d2d 11140 flags = 0;
fcfa0a32
MC		 11141 } else {
11142 fn = tg3_interrupt;
63c3a66f 11143 if (tg3_flag(tp, TAGGED_STATUS))
fcfa0a32 11144 fn = tg3_interrupt_tagged;
ab392d2d 11145 flags = IRQF_SHARED;
fcfa0a32 11146 }
4f125f42
MC		 11147
11148 return request_irq(tnapi->irq_vec, fn, flags, name, tnapi);
fcfa0a32
MC		 11149}
11150
7938109f
MC		 11151static int tg3_test_interrupt(struct tg3 *tp)
11152{
09943a18 11153 struct tg3_napi *tnapi = &tp->napi[0];
7938109f 11154 struct net_device *dev = tp->dev;
b16250e3 11155 int err, i, intr_ok = 0;
f6eb9b1f 11156 u32 val;
7938109f 11157
d4bc3927
MC		 11158 if (!netif_running(dev))
11159 return -ENODEV;
11160
7938109f
MC		 11161 tg3_disable_ints(tp);
11162
4f125f42 11163 free_irq(tnapi->irq_vec, tnapi);
7938109f 11164
f6eb9b1f
MC		 11165 /*
11166 * Turn off MSI one shot mode. Otherwise this test has no
11167 * observable way to know whether the interrupt was delivered.
11168 */
3aa1cdf8 11169 if (tg3_flag(tp, 57765_PLUS)) {
f6eb9b1f
MC		 11170 val = tr32(MSGINT_MODE) | MSGINT_MODE_ONE_SHOT_DISABLE;
11171 tw32(MSGINT_MODE, val);
11172 }
11173
4f125f42 11174 err = request_irq(tnapi->irq_vec, tg3_test_isr,
f274fd9a 11175 IRQF_SHARED, dev->name, tnapi);
7938109f
MC		 11176 if (err)
11177 return err;
11178
898a56f8 11179 tnapi->hw_status->status &= ~SD_STATUS_UPDATED;
7938109f
MC		 11180 tg3_enable_ints(tp);
11181
11182 tw32_f(HOSTCC_MODE, tp->coalesce_mode | HOSTCC_MODE_ENABLE |
fd2ce37f 11183 tnapi->coal_now);
7938109f
MC		 11184
11185 for (i = 0; i < 5; i++) {
b16250e3
MC		 11186 u32 int_mbox, misc_host_ctrl;
11187
898a56f8 11188 int_mbox = tr32_mailbox(tnapi->int_mbox);
b16250e3
MC		 11189 misc_host_ctrl = tr32(TG3PCI_MISC_HOST_CTRL);
11190
11191 if ((int_mbox != 0) ||
11192 (misc_host_ctrl & MISC_HOST_CTRL_MASK_PCI_INT)) {
11193 intr_ok = 1;
7938109f 11194 break;
b16250e3
MC		 11195 }
11196
3aa1cdf8
MC		 11197 if (tg3_flag(tp, 57765_PLUS) &&
11198 tnapi->hw_status->status_tag != tnapi->last_tag)
11199 tw32_mailbox_f(tnapi->int_mbox, tnapi->last_tag << 24);
11200
7938109f
MC		 11201 msleep(10);
11202 }
11203
11204 tg3_disable_ints(tp);
11205
4f125f42 11206 free_irq(tnapi->irq_vec, tnapi);
6aa20a22 11207
4f125f42 11208 err = tg3_request_irq(tp, 0);
7938109f
MC		 11209
11210 if (err)
11211 return err;
11212
f6eb9b1f
MC		 11213 if (intr_ok) {
11214 /* Reenable MSI one shot mode. */
5b39de91 11215 if (tg3_flag(tp, 57765_PLUS) && tg3_flag(tp, 1SHOT_MSI)) {
f6eb9b1f
MC		 11216 val = tr32(MSGINT_MODE) & ~MSGINT_MODE_ONE_SHOT_DISABLE;
11217 tw32(MSGINT_MODE, val);
11218 }
7938109f 11219 return 0;
f6eb9b1f 11220 }
7938109f
MC		 11221
11222 return -EIO;
11223}
11224
11225/* Returns 0 if MSI test succeeds or MSI test fails and INTx mode is
11226 * successfully restored
11227 */
11228static int tg3_test_msi(struct tg3 *tp)
11229{
7938109f
MC		 11230 int err;
11231 u16 pci_cmd;
11232
63c3a66f 11233 if (!tg3_flag(tp, USING_MSI))
7938109f
MC		 11234 return 0;
11235
11236 /* Turn off SERR reporting in case MSI terminates with Master
11237 * Abort.
11238 */
11239 pci_read_config_word(tp->pdev, PCI_COMMAND, &pci_cmd);
11240 pci_write_config_word(tp->pdev, PCI_COMMAND,
11241 pci_cmd & ~PCI_COMMAND_SERR);
11242
11243 err = tg3_test_interrupt(tp);
11244
11245 pci_write_config_word(tp->pdev, PCI_COMMAND, pci_cmd);
11246
11247 if (!err)
11248 return 0;
11249
11250 /* other failures */
11251 if (err != -EIO)
11252 return err;
11253
11254 /* MSI test failed, go back to INTx mode */
5129c3a3
MC		 11255 netdev_warn(tp->dev, "No interrupt was generated using MSI. Switching "
11256 "to INTx mode. Please report this failure to the PCI "
11257 "maintainer and include system chipset information\n");
7938109f 11258
4f125f42 11259 free_irq(tp->napi[0].irq_vec, &tp->napi[0]);
09943a18 11260
7938109f
MC		 11261 pci_disable_msi(tp->pdev);
11262
63c3a66f 11263 tg3_flag_clear(tp, USING_MSI);
dc8bf1b1 11264 tp->napi[0].irq_vec = tp->pdev->irq;
7938109f 11265
4f125f42 11266 err = tg3_request_irq(tp, 0);
7938109f
MC		 11267 if (err)
11268 return err;
11269
11270 /* Need to reset the chip because the MSI cycle may have terminated
11271 * with Master Abort.
11272 */
f47c11ee 11273 tg3_full_lock(tp, 1);
7938109f 11274
944d980e 11275 tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
953c96e0 11276 err = tg3_init_hw(tp, true);
7938109f 11277
f47c11ee 11278 tg3_full_unlock(tp);
7938109f
MC		 11279
11280 if (err)
4f125f42 11281 free_irq(tp->napi[0].irq_vec, &tp->napi[0]);
7938109f
MC		 11282
11283 return err;
11284}
11285
9e9fd12d
MC		 11286static int tg3_request_firmware(struct tg3 *tp)
11287{
77997ea3 11288 const struct tg3_firmware_hdr *fw_hdr;
9e9fd12d
MC		 11289
11290 if (request_firmware(&tp->fw, tp->fw_needed, &tp->pdev->dev)) {
05dbe005
JP		 11291 netdev_err(tp->dev, "Failed to load firmware \"%s\"\n",
11292 tp->fw_needed);
9e9fd12d
MC		 11293 return -ENOENT;
11294 }
11295
77997ea3 11296 fw_hdr = (struct tg3_firmware_hdr *)tp->fw->data;
9e9fd12d
MC		 11297
11298 /* Firmware blob starts with version numbers, followed by
11299 * start address and _full_ length including BSS sections
11300 * (which must be longer than the actual data, of course
11301 */
11302
77997ea3
NS		 11303 tp->fw_len = be32_to_cpu(fw_hdr->len); /* includes bss */
11304 if (tp->fw_len < (tp->fw->size - TG3_FW_HDR_LEN)) {
05dbe005
JP		 11305 netdev_err(tp->dev, "bogus length %d in \"%s\"\n",
11306 tp->fw_len, tp->fw_needed);
9e9fd12d
MC		 11307 release_firmware(tp->fw);
11308 tp->fw = NULL;
11309 return -EINVAL;
11310 }
11311
11312 /* We no longer need firmware; we have it. */
11313 tp->fw_needed = NULL;
11314 return 0;
11315}
11316
9102426a 11317static u32 tg3_irq_count(struct tg3 *tp)
679563f4 11318{
9102426a 11319 u32 irq_cnt = max(tp->rxq_cnt, tp->txq_cnt);
679563f4 11320
9102426a 11321 if (irq_cnt > 1) {
c3b5003b
MC		 11322 /* We want as many rx rings enabled as there are cpus.
11323 * In multiqueue MSI-X mode, the first MSI-X vector
11324 * only deals with link interrupts, etc, so we add
11325 * one to the number of vectors we are requesting.
11326 */
9102426a 11327 irq_cnt = min_t(unsigned, irq_cnt + 1, tp->irq_max);
c3b5003b 11328 }
679563f4 11329
9102426a
MC		 11330 return irq_cnt;
11331}
11332
11333static bool tg3_enable_msix(struct tg3 *tp)
11334{
11335 int i, rc;
86449944 11336 struct msix_entry msix_ent[TG3_IRQ_MAX_VECS];
9102426a 11337
0968169c
MC		 11338 tp->txq_cnt = tp->txq_req;
11339 tp->rxq_cnt = tp->rxq_req;
11340 if (!tp->rxq_cnt)
11341 tp->rxq_cnt = netif_get_num_default_rss_queues();
9102426a
MC		 11342 if (tp->rxq_cnt > tp->rxq_max)
11343 tp->rxq_cnt = tp->rxq_max;
cf6d6ea6
MC		 11344
11345 /* Disable multiple TX rings by default. Simple round-robin hardware
11346 * scheduling of the TX rings can cause starvation of rings with
11347 * small packets when other rings have TSO or jumbo packets.
11348 */
11349 if (!tp->txq_req)
11350 tp->txq_cnt = 1;
9102426a
MC		 11351
11352 tp->irq_cnt = tg3_irq_count(tp);
11353
679563f4
MC		 11354 for (i = 0; i < tp->irq_max; i++) {
11355 msix_ent[i].entry = i;
11356 msix_ent[i].vector = 0;
11357 }
11358
6f1f411a 11359 rc = pci_enable_msix_range(tp->pdev, msix_ent, 1, tp->irq_cnt);
2430b031
MC		 11360 if (rc < 0) {
11361 return false;
6f1f411a 11362 } else if (rc < tp->irq_cnt) {
05dbe005
JP		 11363 netdev_notice(tp->dev, "Requested %d MSI-X vectors, received %d\n",
11364 tp->irq_cnt, rc);
679563f4 11365 tp->irq_cnt = rc;
49a359e3 11366 tp->rxq_cnt = max(rc - 1, 1);
9102426a
MC		 11367 if (tp->txq_cnt)
11368 tp->txq_cnt = min(tp->rxq_cnt, tp->txq_max);
679563f4
MC		 11369 }
11370
11371 for (i = 0; i < tp->irq_max; i++)
11372 tp->napi[i].irq_vec = msix_ent[i].vector;
11373
49a359e3 11374 if (netif_set_real_num_rx_queues(tp->dev, tp->rxq_cnt)) {
2ddaad39
BH		 11375 pci_disable_msix(tp->pdev);
11376 return false;
11377 }
b92b9040 11378
9102426a
MC		 11379 if (tp->irq_cnt == 1)
11380 return true;
d78b59f5 11381
9102426a
MC		 11382 tg3_flag_set(tp, ENABLE_RSS);
11383
11384 if (tp->txq_cnt > 1)
11385 tg3_flag_set(tp, ENABLE_TSS);
11386
11387 netif_set_real_num_tx_queues(tp->dev, tp->txq_cnt);
2430b031 11388
679563f4
MC		 11389 return true;
11390}
11391
07b0173c
MC		 11392static void tg3_ints_init(struct tg3 *tp)
11393{
63c3a66f
JP		 11394 if ((tg3_flag(tp, SUPPORT_MSI) || tg3_flag(tp, SUPPORT_MSIX)) &&
11395 !tg3_flag(tp, TAGGED_STATUS)) {
07b0173c
MC		 11396 /* All MSI supporting chips should support tagged
11397 * status. Assert that this is the case.
11398 */
5129c3a3
MC		 11399 netdev_warn(tp->dev,
11400 "MSI without TAGGED_STATUS? Not using MSI\n");
679563f4 11401 goto defcfg;
07b0173c 11402 }
4f125f42 11403
63c3a66f
JP		 11404 if (tg3_flag(tp, SUPPORT_MSIX) && tg3_enable_msix(tp))
11405 tg3_flag_set(tp, USING_MSIX);
11406 else if (tg3_flag(tp, SUPPORT_MSI) && pci_enable_msi(tp->pdev) == 0)
11407 tg3_flag_set(tp, USING_MSI);
679563f4 11408
63c3a66f 11409 if (tg3_flag(tp, USING_MSI) || tg3_flag(tp, USING_MSIX)) {
679563f4 11410 u32 msi_mode = tr32(MSGINT_MODE);
63c3a66f 11411 if (tg3_flag(tp, USING_MSIX) && tp->irq_cnt > 1)
baf8a94a 11412 msi_mode |= MSGINT_MODE_MULTIVEC_EN;
5b39de91
MC		 11413 if (!tg3_flag(tp, 1SHOT_MSI))
11414 msi_mode |= MSGINT_MODE_ONE_SHOT_DISABLE;
679563f4
MC		 11415 tw32(MSGINT_MODE, msi_mode | MSGINT_MODE_ENABLE);
11416 }
11417defcfg:
63c3a66f 11418 if (!tg3_flag(tp, USING_MSIX)) {
679563f4
MC		 11419 tp->irq_cnt = 1;
11420 tp->napi[0].irq_vec = tp->pdev->irq;
49a359e3
MC		 11421 }
11422
11423 if (tp->irq_cnt == 1) {
11424 tp->txq_cnt = 1;
11425 tp->rxq_cnt = 1;
2ddaad39 11426 netif_set_real_num_tx_queues(tp->dev, 1);
85407885 11427 netif_set_real_num_rx_queues(tp->dev, 1);
679563f4 11428 }
07b0173c
MC		 11429}
11430
11431static void tg3_ints_fini(struct tg3 *tp)
11432{
63c3a66f 11433 if (tg3_flag(tp, USING_MSIX))
679563f4 11434 pci_disable_msix(tp->pdev);
63c3a66f 11435 else if (tg3_flag(tp, USING_MSI))
679563f4 11436 pci_disable_msi(tp->pdev);
63c3a66f
JP		 11437 tg3_flag_clear(tp, USING_MSI);
11438 tg3_flag_clear(tp, USING_MSIX);
11439 tg3_flag_clear(tp, ENABLE_RSS);
11440 tg3_flag_clear(tp, ENABLE_TSS);
07b0173c
MC		 11441}
11442
be947307
MC		 11443static int tg3_start(struct tg3 *tp, bool reset_phy, bool test_irq,
11444 bool init)
1da177e4 11445{
d8f4cd38 11446 struct net_device *dev = tp->dev;
4f125f42 11447 int i, err;
1da177e4 11448
679563f4
MC		 11449 /*
11450 * Setup interrupts first so we know how
11451 * many NAPI resources to allocate
11452 */
11453 tg3_ints_init(tp);
11454
90415477 11455 tg3_rss_check_indir_tbl(tp);
bcebcc46 11456
1da177e4
LT		 11457 /* The placement of this call is tied
11458 * to the setup and use of Host TX descriptors.
11459 */
11460 err = tg3_alloc_consistent(tp);
11461 if (err)
4a5f46f2 11462 goto out_ints_fini;
88b06bc2 11463
66cfd1bd
MC		 11464 tg3_napi_init(tp);
11465
fed97810 11466 tg3_napi_enable(tp);
1da177e4 11467
4f125f42
MC		 11468 for (i = 0; i < tp->irq_cnt; i++) {
11469 struct tg3_napi *tnapi = &tp->napi[i];
11470 err = tg3_request_irq(tp, i);
11471 if (err) {
5bc09186
MC		 11472 for (i--; i >= 0; i--) {
11473 tnapi = &tp->napi[i];
4f125f42 11474 free_irq(tnapi->irq_vec, tnapi);
5bc09186 11475 }
4a5f46f2 11476 goto out_napi_fini;
4f125f42
MC		 11477 }
11478 }
1da177e4 11479
f47c11ee 11480 tg3_full_lock(tp, 0);
1da177e4 11481
2e460fc0
NS		 11482 if (init)
11483 tg3_ape_driver_state_change(tp, RESET_KIND_INIT);
11484
d8f4cd38 11485 err = tg3_init_hw(tp, reset_phy);
1da177e4 11486 if (err) {
944d980e 11487 tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
1da177e4 11488 tg3_free_rings(tp);
1da177e4
LT		 11489 }
11490
f47c11ee 11491 tg3_full_unlock(tp);
1da177e4 11492
07b0173c 11493 if (err)
4a5f46f2 11494 goto out_free_irq;
1da177e4 11495
d8f4cd38 11496 if (test_irq && tg3_flag(tp, USING_MSI)) {
7938109f 11497 err = tg3_test_msi(tp);
fac9b83e 11498
7938109f 11499 if (err) {
f47c11ee 11500 tg3_full_lock(tp, 0);
944d980e 11501 tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
7938109f 11502 tg3_free_rings(tp);
f47c11ee 11503 tg3_full_unlock(tp);
7938109f 11504
4a5f46f2 11505 goto out_napi_fini;
7938109f 11506 }
fcfa0a32 11507
63c3a66f 11508 if (!tg3_flag(tp, 57765_PLUS) && tg3_flag(tp, USING_MSI)) {
f6eb9b1f 11509 u32 val = tr32(PCIE_TRANSACTION_CFG);
fcfa0a32 11510
f6eb9b1f
MC		 11511 tw32(PCIE_TRANSACTION_CFG,
11512 val | PCIE_TRANS_CFG_1SHOT_MSI);
fcfa0a32 11513 }
7938109f
MC		 11514 }
11515
b02fd9e3
MC		 11516 tg3_phy_start(tp);
11517
aed93e0b
MC		 11518 tg3_hwmon_open(tp);
11519
f47c11ee 11520 tg3_full_lock(tp, 0);
1da177e4 11521
21f7638e 11522 tg3_timer_start(tp);
63c3a66f 11523 tg3_flag_set(tp, INIT_COMPLETE);
1da177e4
LT		 11524 tg3_enable_ints(tp);
11525
be947307
MC		 11526 if (init)
11527 tg3_ptp_init(tp);
11528 else
11529 tg3_ptp_resume(tp);
11530
11531
f47c11ee 11532 tg3_full_unlock(tp);
1da177e4 11533
fe5f5787 11534 netif_tx_start_all_queues(dev);
1da177e4 11535
06c03c02
MB		 11536 /*
11537 * Reset loopback feature if it was turned on while the device was down
11538 * make sure that it's installed properly now.
11539 */
11540 if (dev->features & NETIF_F_LOOPBACK)
11541 tg3_set_loopback(dev, dev->features);
11542
1da177e4 11543 return 0;
07b0173c 11544
4a5f46f2 11545out_free_irq:
4f125f42
MC		 11546 for (i = tp->irq_cnt - 1; i >= 0; i--) {
11547 struct tg3_napi *tnapi = &tp->napi[i];
11548 free_irq(tnapi->irq_vec, tnapi);
11549 }
07b0173c 11550
4a5f46f2 11551out_napi_fini:
fed97810 11552 tg3_napi_disable(tp);
66cfd1bd 11553 tg3_napi_fini(tp);
07b0173c 11554 tg3_free_consistent(tp);
679563f4 11555
4a5f46f2 11556out_ints_fini:
679563f4 11557 tg3_ints_fini(tp);
d8f4cd38 11558
07b0173c 11559 return err;
1da177e4
LT		 11560}
11561
65138594 11562static void tg3_stop(struct tg3 *tp)
1da177e4 11563{
4f125f42 11564 int i;
1da177e4 11565
db219973 11566 tg3_reset_task_cancel(tp);
bd473da3 11567 tg3_netif_stop(tp);
1da177e4 11568
21f7638e 11569 tg3_timer_stop(tp);
1da177e4 11570
aed93e0b
MC		 11571 tg3_hwmon_close(tp);
11572
24bb4fb6
MC		 11573 tg3_phy_stop(tp);
11574
f47c11ee 11575 tg3_full_lock(tp, 1);
1da177e4
LT		 11576
11577 tg3_disable_ints(tp);
11578
944d980e 11579 tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
1da177e4 11580 tg3_free_rings(tp);
63c3a66f 11581 tg3_flag_clear(tp, INIT_COMPLETE);
1da177e4 11582
f47c11ee 11583 tg3_full_unlock(tp);
1da177e4 11584
4f125f42
MC		 11585 for (i = tp->irq_cnt - 1; i >= 0; i--) {
11586 struct tg3_napi *tnapi = &tp->napi[i];
11587 free_irq(tnapi->irq_vec, tnapi);
11588 }
07b0173c
MC		 11589
11590 tg3_ints_fini(tp);
1da177e4 11591
66cfd1bd
MC		 11592 tg3_napi_fini(tp);
11593
1da177e4 11594 tg3_free_consistent(tp);
65138594
MC		 11595}
11596
d8f4cd38
MC		 11597static int tg3_open(struct net_device *dev)
11598{
11599 struct tg3 *tp = netdev_priv(dev);
11600 int err;
11601
11602 if (tp->fw_needed) {
11603 err = tg3_request_firmware(tp);
c4dab506
NS		 11604 if (tg3_asic_rev(tp) == ASIC_REV_57766) {
11605 if (err) {
11606 netdev_warn(tp->dev, "EEE capability disabled\n");
11607 tp->phy_flags &= ~TG3_PHYFLG_EEE_CAP;
11608 } else if (!(tp->phy_flags & TG3_PHYFLG_EEE_CAP)) {
11609 netdev_warn(tp->dev, "EEE capability restored\n");
11610 tp->phy_flags |= TG3_PHYFLG_EEE_CAP;
11611 }
11612 } else if (tg3_chip_rev_id(tp) == CHIPREV_ID_5701_A0) {
d8f4cd38
MC		 11613 if (err)
11614 return err;
11615 } else if (err) {
11616 netdev_warn(tp->dev, "TSO capability disabled\n");
11617 tg3_flag_clear(tp, TSO_CAPABLE);
11618 } else if (!tg3_flag(tp, TSO_CAPABLE)) {
11619 netdev_notice(tp->dev, "TSO capability restored\n");
11620 tg3_flag_set(tp, TSO_CAPABLE);
11621 }
11622 }
11623
f4a46d1f 11624 tg3_carrier_off(tp);
d8f4cd38
MC		 11625
11626 err = tg3_power_up(tp);
11627 if (err)
11628 return err;
11629
11630 tg3_full_lock(tp, 0);
11631
11632 tg3_disable_ints(tp);
11633 tg3_flag_clear(tp, INIT_COMPLETE);
11634
11635 tg3_full_unlock(tp);
11636
942d1af0
NS		 11637 err = tg3_start(tp,
11638 !(tp->phy_flags & TG3_PHYFLG_KEEP_LINK_ON_PWRDN),
11639 true, true);
d8f4cd38
MC		 11640 if (err) {
11641 tg3_frob_aux_power(tp, false);
11642 pci_set_power_state(tp->pdev, PCI_D3hot);
11643 }
be947307 11644
7d41e49a
MC		 11645 if (tg3_flag(tp, PTP_CAPABLE)) {
11646 tp->ptp_clock = ptp_clock_register(&tp->ptp_info,
11647 &tp->pdev->dev);
11648 if (IS_ERR(tp->ptp_clock))
11649 tp->ptp_clock = NULL;
11650 }
11651
07b0173c 11652 return err;
1da177e4
LT		 11653}
11654
1da177e4
LT		 11655static int tg3_close(struct net_device *dev)
11656{
11657 struct tg3 *tp = netdev_priv(dev);
11658
be947307
MC		 11659 tg3_ptp_fini(tp);
11660
65138594 11661 tg3_stop(tp);
1da177e4 11662
92feeabf
MC		 11663 /* Clear stats across close / open calls */
11664 memset(&tp->net_stats_prev, 0, sizeof(tp->net_stats_prev));
11665 memset(&tp->estats_prev, 0, sizeof(tp->estats_prev));
1da177e4 11666
8496e85c
RW		 11667 if (pci_device_is_present(tp->pdev)) {
11668 tg3_power_down_prepare(tp);
bc1c7567 11669
8496e85c
RW		 11670 tg3_carrier_off(tp);
11671 }
1da177e4
LT		 11672 return 0;
11673}
11674
511d2224 11675static inline u64 get_stat64(tg3_stat64_t *val)
816f8b86
SB		 11676{
11677 return ((u64)val->high << 32) | ((u64)val->low);
11678}
11679
65ec698d 11680static u64 tg3_calc_crc_errors(struct tg3 *tp)
1da177e4
LT		 11681{
11682 struct tg3_hw_stats *hw_stats = tp->hw_stats;
11683
f07e9af3 11684 if (!(tp->phy_flags & TG3_PHYFLG_PHY_SERDES) &&
4153577a
JP		 11685 (tg3_asic_rev(tp) == ASIC_REV_5700 ||
11686 tg3_asic_rev(tp) == ASIC_REV_5701)) {
1da177e4
LT		 11687 u32 val;
11688
569a5df8
MC		 11689 if (!tg3_readphy(tp, MII_TG3_TEST1, &val)) {
11690 tg3_writephy(tp, MII_TG3_TEST1,
11691 val | MII_TG3_TEST1_CRC_EN);
f08aa1a8 11692 tg3_readphy(tp, MII_TG3_RXR_COUNTERS, &val);
1da177e4
LT		 11693 } else
11694 val = 0;
1da177e4
LT		 11695
11696 tp->phy_crc_errors += val;
11697
11698 return tp->phy_crc_errors;
11699 }
11700
11701 return get_stat64(&hw_stats->rx_fcs_errors);
11702}
11703
11704#define ESTAT_ADD(member) \
11705 estats->member = old_estats->member + \
511d2224 11706 get_stat64(&hw_stats->member)
1da177e4 11707
65ec698d 11708static void tg3_get_estats(struct tg3 *tp, struct tg3_ethtool_stats *estats)
1da177e4 11709{
1da177e4
LT		 11710 struct tg3_ethtool_stats *old_estats = &tp->estats_prev;
11711 struct tg3_hw_stats *hw_stats = tp->hw_stats;
11712
1da177e4
LT		 11713 ESTAT_ADD(rx_octets);
11714 ESTAT_ADD(rx_fragments);
11715 ESTAT_ADD(rx_ucast_packets);
11716 ESTAT_ADD(rx_mcast_packets);
11717 ESTAT_ADD(rx_bcast_packets);
11718 ESTAT_ADD(rx_fcs_errors);
11719 ESTAT_ADD(rx_align_errors);
11720 ESTAT_ADD(rx_xon_pause_rcvd);
11721 ESTAT_ADD(rx_xoff_pause_rcvd);
11722 ESTAT_ADD(rx_mac_ctrl_rcvd);
11723 ESTAT_ADD(rx_xoff_entered);
11724 ESTAT_ADD(rx_frame_too_long_errors);
11725 ESTAT_ADD(rx_jabbers);
11726 ESTAT_ADD(rx_undersize_packets);
11727 ESTAT_ADD(rx_in_length_errors);
11728 ESTAT_ADD(rx_out_length_errors);
11729 ESTAT_ADD(rx_64_or_less_octet_packets);
11730 ESTAT_ADD(rx_65_to_127_octet_packets);
11731 ESTAT_ADD(rx_128_to_255_octet_packets);
11732 ESTAT_ADD(rx_256_to_511_octet_packets);
11733 ESTAT_ADD(rx_512_to_1023_octet_packets);
11734 ESTAT_ADD(rx_1024_to_1522_octet_packets);
11735 ESTAT_ADD(rx_1523_to_2047_octet_packets);
11736 ESTAT_ADD(rx_2048_to_4095_octet_packets);
11737 ESTAT_ADD(rx_4096_to_8191_octet_packets);
11738 ESTAT_ADD(rx_8192_to_9022_octet_packets);
11739
11740 ESTAT_ADD(tx_octets);
11741 ESTAT_ADD(tx_collisions);
11742 ESTAT_ADD(tx_xon_sent);
11743 ESTAT_ADD(tx_xoff_sent);
11744 ESTAT_ADD(tx_flow_control);
11745 ESTAT_ADD(tx_mac_errors);
11746 ESTAT_ADD(tx_single_collisions);
11747 ESTAT_ADD(tx_mult_collisions);
11748 ESTAT_ADD(tx_deferred);
11749 ESTAT_ADD(tx_excessive_collisions);
11750 ESTAT_ADD(tx_late_collisions);
11751 ESTAT_ADD(tx_collide_2times);
11752 ESTAT_ADD(tx_collide_3times);
11753 ESTAT_ADD(tx_collide_4times);
11754 ESTAT_ADD(tx_collide_5times);
11755 ESTAT_ADD(tx_collide_6times);
11756 ESTAT_ADD(tx_collide_7times);
11757 ESTAT_ADD(tx_collide_8times);
11758 ESTAT_ADD(tx_collide_9times);
11759 ESTAT_ADD(tx_collide_10times);
11760 ESTAT_ADD(tx_collide_11times);
11761 ESTAT_ADD(tx_collide_12times);
11762 ESTAT_ADD(tx_collide_13times);
11763 ESTAT_ADD(tx_collide_14times);
11764 ESTAT_ADD(tx_collide_15times);
11765 ESTAT_ADD(tx_ucast_packets);
11766 ESTAT_ADD(tx_mcast_packets);
11767 ESTAT_ADD(tx_bcast_packets);
11768 ESTAT_ADD(tx_carrier_sense_errors);
11769 ESTAT_ADD(tx_discards);
11770 ESTAT_ADD(tx_errors);
11771
11772 ESTAT_ADD(dma_writeq_full);
11773 ESTAT_ADD(dma_write_prioq_full);
11774 ESTAT_ADD(rxbds_empty);
11775 ESTAT_ADD(rx_discards);
11776 ESTAT_ADD(rx_errors);
11777 ESTAT_ADD(rx_threshold_hit);
11778
11779 ESTAT_ADD(dma_readq_full);
11780 ESTAT_ADD(dma_read_prioq_full);
11781 ESTAT_ADD(tx_comp_queue_full);
11782
11783 ESTAT_ADD(ring_set_send_prod_index);
11784 ESTAT_ADD(ring_status_update);
11785 ESTAT_ADD(nic_irqs);
11786 ESTAT_ADD(nic_avoided_irqs);
11787 ESTAT_ADD(nic_tx_threshold_hit);
11788
4452d099 11789 ESTAT_ADD(mbuf_lwm_thresh_hit);
1da177e4
LT		 11790}
11791
65ec698d 11792static void tg3_get_nstats(struct tg3 *tp, struct rtnl_link_stats64 *stats)
1da177e4 11793{
511d2224 11794 struct rtnl_link_stats64 *old_stats = &tp->net_stats_prev;
1da177e4
LT		 11795 struct tg3_hw_stats *hw_stats = tp->hw_stats;
11796
1da177e4
LT		 11797 stats->rx_packets = old_stats->rx_packets +
11798 get_stat64(&hw_stats->rx_ucast_packets) +
11799 get_stat64(&hw_stats->rx_mcast_packets) +
11800 get_stat64(&hw_stats->rx_bcast_packets);
6aa20a22 11801
1da177e4
LT		 11802 stats->tx_packets = old_stats->tx_packets +
11803 get_stat64(&hw_stats->tx_ucast_packets) +
11804 get_stat64(&hw_stats->tx_mcast_packets) +
11805 get_stat64(&hw_stats->tx_bcast_packets);
11806
11807 stats->rx_bytes = old_stats->rx_bytes +
11808 get_stat64(&hw_stats->rx_octets);
11809 stats->tx_bytes = old_stats->tx_bytes +
11810 get_stat64(&hw_stats->tx_octets);
11811
11812 stats->rx_errors = old_stats->rx_errors +
4f63b877 11813 get_stat64(&hw_stats->rx_errors);
1da177e4
LT		 11814 stats->tx_errors = old_stats->tx_errors +
11815 get_stat64(&hw_stats->tx_errors) +
11816 get_stat64(&hw_stats->tx_mac_errors) +
11817 get_stat64(&hw_stats->tx_carrier_sense_errors) +
11818 get_stat64(&hw_stats->tx_discards);
11819
11820 stats->multicast = old_stats->multicast +
11821 get_stat64(&hw_stats->rx_mcast_packets);
11822 stats->collisions = old_stats->collisions +
11823 get_stat64(&hw_stats->tx_collisions);
11824
11825 stats->rx_length_errors = old_stats->rx_length_errors +
11826 get_stat64(&hw_stats->rx_frame_too_long_errors) +
11827 get_stat64(&hw_stats->rx_undersize_packets);
11828
1da177e4
LT		 11829 stats->rx_frame_errors = old_stats->rx_frame_errors +
11830 get_stat64(&hw_stats->rx_align_errors);
11831 stats->tx_aborted_errors = old_stats->tx_aborted_errors +
11832 get_stat64(&hw_stats->tx_discards);
11833 stats->tx_carrier_errors = old_stats->tx_carrier_errors +
11834 get_stat64(&hw_stats->tx_carrier_sense_errors);
11835
11836 stats->rx_crc_errors = old_stats->rx_crc_errors +
65ec698d 11837 tg3_calc_crc_errors(tp);
1da177e4 11838
4f63b877
JL		 11839 stats->rx_missed_errors = old_stats->rx_missed_errors +
11840 get_stat64(&hw_stats->rx_discards);
11841
b0057c51 11842 stats->rx_dropped = tp->rx_dropped;
48855432 11843 stats->tx_dropped = tp->tx_dropped;
1da177e4
LT		 11844}
11845
1da177e4
LT		 11846static int tg3_get_regs_len(struct net_device *dev)
11847{
97bd8e49 11848 return TG3_REG_BLK_SIZE;
1da177e4
LT		 11849}
11850
11851static void tg3_get_regs(struct net_device *dev,
11852 struct ethtool_regs *regs, void *_p)
11853{
1da177e4 11854 struct tg3 *tp = netdev_priv(dev);
1da177e4
LT		 11855
11856 regs->version = 0;
11857
97bd8e49 11858 memset(_p, 0, TG3_REG_BLK_SIZE);
1da177e4 11859
80096068 11860 if (tp->phy_flags & TG3_PHYFLG_IS_LOW_POWER)
bc1c7567
MC		 11861 return;
11862
f47c11ee 11863 tg3_full_lock(tp, 0);
1da177e4 11864
97bd8e49 11865 tg3_dump_legacy_regs(tp, (u32 *)_p);
1da177e4 11866
f47c11ee 11867 tg3_full_unlock(tp);
1da177e4
LT		 11868}
11869
11870static int tg3_get_eeprom_len(struct net_device *dev)
11871{
11872 struct tg3 *tp = netdev_priv(dev);
11873
11874 return tp->nvram_size;
11875}
11876
1da177e4
LT		 11877static int tg3_get_eeprom(struct net_device *dev, struct ethtool_eeprom *eeprom, u8 *data)
11878{
11879 struct tg3 *tp = netdev_priv(dev);
11880 int ret;
11881 u8 *pd;
b9fc7dc5 11882 u32 i, offset, len, b_offset, b_count;
a9dc529d 11883 __be32 val;
1da177e4 11884
63c3a66f 11885 if (tg3_flag(tp, NO_NVRAM))
df259d8c
MC		 11886 return -EINVAL;
11887
1da177e4
LT		 11888 offset = eeprom->offset;
11889 len = eeprom->len;
11890 eeprom->len = 0;
11891
11892 eeprom->magic = TG3_EEPROM_MAGIC;
11893
11894 if (offset & 3) {
11895 /* adjustments to start on required 4 byte boundary */
11896 b_offset = offset & 3;
11897 b_count = 4 - b_offset;
11898 if (b_count > len) {
11899 /* i.e. offset=1 len=2 */
11900 b_count = len;
11901 }
a9dc529d 11902 ret = tg3_nvram_read_be32(tp, offset-b_offset, &val);
1da177e4
LT		 11903 if (ret)
11904 return ret;
be98da6a 11905 memcpy(data, ((char *)&val) + b_offset, b_count);
1da177e4
LT		 11906 len -= b_count;
11907 offset += b_count;
c6cdf436 11908 eeprom->len += b_count;
1da177e4
LT		 11909 }
11910
25985edc 11911 /* read bytes up to the last 4 byte boundary */
1da177e4
LT		 11912 pd = &data[eeprom->len];
11913 for (i = 0; i < (len - (len & 3)); i += 4) {
a9dc529d 11914 ret = tg3_nvram_read_be32(tp, offset + i, &val);
1da177e4
LT		 11915 if (ret) {
11916 eeprom->len += i;
11917 return ret;
11918 }
1da177e4
LT		 11919 memcpy(pd + i, &val, 4);
11920 }
11921 eeprom->len += i;
11922
11923 if (len & 3) {
11924 /* read last bytes not ending on 4 byte boundary */
11925 pd = &data[eeprom->len];
11926 b_count = len & 3;
11927 b_offset = offset + len - b_count;
a9dc529d 11928 ret = tg3_nvram_read_be32(tp, b_offset, &val);
1da177e4
LT		 11929 if (ret)
11930 return ret;
b9fc7dc5 11931 memcpy(pd, &val, b_count);
1da177e4
LT		 11932 eeprom->len += b_count;
11933 }
11934 return 0;
11935}
11936
1da177e4
LT		 11937static int tg3_set_eeprom(struct net_device *dev, struct ethtool_eeprom *eeprom, u8 *data)
11938{
11939 struct tg3 *tp = netdev_priv(dev);
11940 int ret;
b9fc7dc5 11941 u32 offset, len, b_offset, odd_len;
1da177e4 11942 u8 *buf;
a9dc529d 11943 __be32 start, end;
1da177e4 11944
63c3a66f 11945 if (tg3_flag(tp, NO_NVRAM) ||
df259d8c 11946 eeprom->magic != TG3_EEPROM_MAGIC)
1da177e4
LT		 11947 return -EINVAL;
11948
11949 offset = eeprom->offset;
11950 len = eeprom->len;
11951
11952 if ((b_offset = (offset & 3))) {
11953 /* adjustments to start on required 4 byte boundary */
a9dc529d 11954 ret = tg3_nvram_read_be32(tp, offset-b_offset, &start);
1da177e4
LT		 11955 if (ret)
11956 return ret;
1da177e4
LT		 11957 len += b_offset;
11958 offset &= ~3;
1c8594b4
MC		 11959 if (len < 4)
11960 len = 4;
1da177e4
LT		 11961 }
11962
11963 odd_len = 0;
1c8594b4 11964 if (len & 3) {
1da177e4
LT		 11965 /* adjustments to end on required 4 byte boundary */
11966 odd_len = 1;
11967 len = (len + 3) & ~3;
a9dc529d 11968 ret = tg3_nvram_read_be32(tp, offset+len-4, &end);
1da177e4
LT		 11969 if (ret)
11970 return ret;
1da177e4
LT		 11971 }
11972
11973 buf = data;
11974 if (b_offset || odd_len) {
11975 buf = kmalloc(len, GFP_KERNEL);
ab0049b4 11976 if (!buf)
1da177e4
LT		 11977 return -ENOMEM;
11978 if (b_offset)
11979 memcpy(buf, &start, 4);
11980 if (odd_len)
11981 memcpy(buf+len-4, &end, 4);
11982 memcpy(buf + b_offset, data, eeprom->len);
11983 }
11984
11985 ret = tg3_nvram_write_block(tp, offset, len, buf);
11986
11987 if (buf != data)
11988 kfree(buf);
11989
11990 return ret;
11991}
11992
11993static int tg3_get_settings(struct net_device *dev, struct ethtool_cmd *cmd)
11994{
b02fd9e3
MC		 11995 struct tg3 *tp = netdev_priv(dev);
11996
63c3a66f 11997 if (tg3_flag(tp, USE_PHYLIB)) {
3f0e3ad7 11998 struct phy_device *phydev;
f07e9af3 11999 if (!(tp->phy_flags & TG3_PHYFLG_IS_CONNECTED))
b02fd9e3 12000 return -EAGAIN;
ead2402c 12001 phydev = tp->mdio_bus->phy_map[tp->phy_addr];
3f0e3ad7 12002 return phy_ethtool_gset(phydev, cmd);
b02fd9e3 12003 }
6aa20a22 12004
1da177e4
LT		 12005 cmd->supported = (SUPPORTED_Autoneg);
12006
f07e9af3 12007 if (!(tp->phy_flags & TG3_PHYFLG_10_100_ONLY))
1da177e4
LT		 12008 cmd->supported |= (SUPPORTED_1000baseT_Half |
12009 SUPPORTED_1000baseT_Full);
12010
f07e9af3 12011 if (!(tp->phy_flags & TG3_PHYFLG_ANY_SERDES)) {
1da177e4
LT		 12012 cmd->supported |= (SUPPORTED_100baseT_Half |
12013 SUPPORTED_100baseT_Full |
12014 SUPPORTED_10baseT_Half |
12015 SUPPORTED_10baseT_Full |
3bebab59 12016 SUPPORTED_TP);
ef348144
KK		 12017 cmd->port = PORT_TP;
12018 } else {
1da177e4 12019 cmd->supported |= SUPPORTED_FIBRE;
ef348144
KK		 12020 cmd->port = PORT_FIBRE;
12021 }
6aa20a22 12022
1da177e4 12023 cmd->advertising = tp->link_config.advertising;
5bb09778
MC		 12024 if (tg3_flag(tp, PAUSE_AUTONEG)) {
12025 if (tp->link_config.flowctrl & FLOW_CTRL_RX) {
12026 if (tp->link_config.flowctrl & FLOW_CTRL_TX) {
12027 cmd->advertising |= ADVERTISED_Pause;
12028 } else {
12029 cmd->advertising |= ADVERTISED_Pause |
12030 ADVERTISED_Asym_Pause;
12031 }
12032 } else if (tp->link_config.flowctrl & FLOW_CTRL_TX) {
12033 cmd->advertising |= ADVERTISED_Asym_Pause;
12034 }
12035 }
f4a46d1f 12036 if (netif_running(dev) && tp->link_up) {
70739497 12037 ethtool_cmd_speed_set(cmd, tp->link_config.active_speed);
1da177e4 12038 cmd->duplex = tp->link_config.active_duplex;
859edb26 12039 cmd->lp_advertising = tp->link_config.rmt_adv;
e348c5e7
MC		 12040 if (!(tp->phy_flags & TG3_PHYFLG_ANY_SERDES)) {
12041 if (tp->phy_flags & TG3_PHYFLG_MDIX_STATE)
12042 cmd->eth_tp_mdix = ETH_TP_MDI_X;
12043 else
12044 cmd->eth_tp_mdix = ETH_TP_MDI;
12045 }
64c22182 12046 } else {
e740522e
MC		 12047 ethtool_cmd_speed_set(cmd, SPEED_UNKNOWN);
12048 cmd->duplex = DUPLEX_UNKNOWN;
e348c5e7 12049 cmd->eth_tp_mdix = ETH_TP_MDI_INVALID;
1da177e4 12050 }
882e9793 12051 cmd->phy_address = tp->phy_addr;
7e5856bd 12052 cmd->transceiver = XCVR_INTERNAL;
1da177e4
LT		 12053 cmd->autoneg = tp->link_config.autoneg;
12054 cmd->maxtxpkt = 0;
12055 cmd->maxrxpkt = 0;
12056 return 0;
12057}
6aa20a22 12058
1da177e4
LT		 12059static int tg3_set_settings(struct net_device *dev, struct ethtool_cmd *cmd)
12060{
12061 struct tg3 *tp = netdev_priv(dev);
25db0338 12062 u32 speed = ethtool_cmd_speed(cmd);
6aa20a22 12063
63c3a66f 12064 if (tg3_flag(tp, USE_PHYLIB)) {
3f0e3ad7 12065 struct phy_device *phydev;
f07e9af3 12066 if (!(tp->phy_flags & TG3_PHYFLG_IS_CONNECTED))
b02fd9e3 12067 return -EAGAIN;
ead2402c 12068 phydev = tp->mdio_bus->phy_map[tp->phy_addr];
3f0e3ad7 12069 return phy_ethtool_sset(phydev, cmd);
b02fd9e3
MC		 12070 }
12071
7e5856bd
MC		 12072 if (cmd->autoneg != AUTONEG_ENABLE &&
12073 cmd->autoneg != AUTONEG_DISABLE)
37ff238d 12074 return -EINVAL;
7e5856bd
MC		 12075
12076 if (cmd->autoneg == AUTONEG_DISABLE &&
12077 cmd->duplex != DUPLEX_FULL &&
12078 cmd->duplex != DUPLEX_HALF)
37ff238d 12079 return -EINVAL;
1da177e4 12080
7e5856bd
MC		 12081 if (cmd->autoneg == AUTONEG_ENABLE) {
12082 u32 mask = ADVERTISED_Autoneg |
12083 ADVERTISED_Pause |
12084 ADVERTISED_Asym_Pause;
12085
f07e9af3 12086 if (!(tp->phy_flags & TG3_PHYFLG_10_100_ONLY))
7e5856bd
MC		 12087 mask |= ADVERTISED_1000baseT_Half |
12088 ADVERTISED_1000baseT_Full;
12089
f07e9af3 12090 if (!(tp->phy_flags & TG3_PHYFLG_ANY_SERDES))
7e5856bd
MC		 12091 mask |= ADVERTISED_100baseT_Half |
12092 ADVERTISED_100baseT_Full |
12093 ADVERTISED_10baseT_Half |
12094 ADVERTISED_10baseT_Full |
12095 ADVERTISED_TP;
12096 else
12097 mask |= ADVERTISED_FIBRE;
12098
12099 if (cmd->advertising & ~mask)
12100 return -EINVAL;
12101
12102 mask &= (ADVERTISED_1000baseT_Half |
12103 ADVERTISED_1000baseT_Full |
12104 ADVERTISED_100baseT_Half |
12105 ADVERTISED_100baseT_Full |
12106 ADVERTISED_10baseT_Half |
12107 ADVERTISED_10baseT_Full);
12108
12109 cmd->advertising &= mask;
12110 } else {
f07e9af3 12111 if (tp->phy_flags & TG3_PHYFLG_ANY_SERDES) {
25db0338 12112 if (speed != SPEED_1000)
7e5856bd
MC		 12113 return -EINVAL;
12114
12115 if (cmd->duplex != DUPLEX_FULL)
12116 return -EINVAL;
12117 } else {
25db0338
DD		 12118 if (speed != SPEED_100 &&
12119 speed != SPEED_10)
7e5856bd
MC		 12120 return -EINVAL;
12121 }
12122 }
12123
f47c11ee 12124 tg3_full_lock(tp, 0);
1da177e4
LT		 12125
12126 tp->link_config.autoneg = cmd->autoneg;
12127 if (cmd->autoneg == AUTONEG_ENABLE) {
405d8e5c
AG		 12128 tp->link_config.advertising = (cmd->advertising |
12129 ADVERTISED_Autoneg);
e740522e
MC		 12130 tp->link_config.speed = SPEED_UNKNOWN;
12131 tp->link_config.duplex = DUPLEX_UNKNOWN;
1da177e4
LT		 12132 } else {
12133 tp->link_config.advertising = 0;
25db0338 12134 tp->link_config.speed = speed;
1da177e4 12135 tp->link_config.duplex = cmd->duplex;
b02fd9e3 12136 }
6aa20a22 12137
fdad8de4
NS		 12138 tp->phy_flags |= TG3_PHYFLG_USER_CONFIGURED;
12139
ce20f161
NS		 12140 tg3_warn_mgmt_link_flap(tp);
12141
1da177e4 12142 if (netif_running(dev))
953c96e0 12143 tg3_setup_phy(tp, true);
1da177e4 12144
f47c11ee 12145 tg3_full_unlock(tp);
6aa20a22 12146
1da177e4
LT		 12147 return 0;
12148}
6aa20a22 12149
1da177e4
LT		 12150static void tg3_get_drvinfo(struct net_device *dev, struct ethtool_drvinfo *info)
12151{
12152 struct tg3 *tp = netdev_priv(dev);
6aa20a22 12153
68aad78c
RJ		 12154 strlcpy(info->driver, DRV_MODULE_NAME, sizeof(info->driver));
12155 strlcpy(info->version, DRV_MODULE_VERSION, sizeof(info->version));
12156 strlcpy(info->fw_version, tp->fw_ver, sizeof(info->fw_version));
12157 strlcpy(info->bus_info, pci_name(tp->pdev), sizeof(info->bus_info));
1da177e4 12158}
6aa20a22 12159
1da177e4
LT		 12160static void tg3_get_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
12161{
12162 struct tg3 *tp = netdev_priv(dev);
6aa20a22 12163
63c3a66f 12164 if (tg3_flag(tp, WOL_CAP) && device_can_wakeup(&tp->pdev->dev))
a85feb8c
GZ		 12165 wol->supported = WAKE_MAGIC;
12166 else
12167 wol->supported = 0;
1da177e4 12168 wol->wolopts = 0;
63c3a66f 12169 if (tg3_flag(tp, WOL_ENABLE) && device_can_wakeup(&tp->pdev->dev))
1da177e4
LT		 12170 wol->wolopts = WAKE_MAGIC;
12171 memset(&wol->sopass, 0, sizeof(wol->sopass));
12172}
6aa20a22 12173
1da177e4
LT		 12174static int tg3_set_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
12175{
12176 struct tg3 *tp = netdev_priv(dev);
12dac075 12177 struct device *dp = &tp->pdev->dev;
6aa20a22 12178
1da177e4
LT		 12179 if (wol->wolopts & ~WAKE_MAGIC)
12180 return -EINVAL;
12181 if ((wol->wolopts & WAKE_MAGIC) &&
63c3a66f 12182 !(tg3_flag(tp, WOL_CAP) && device_can_wakeup(dp)))
1da177e4 12183 return -EINVAL;
6aa20a22 12184
f2dc0d18
RW		 12185 device_set_wakeup_enable(dp, wol->wolopts & WAKE_MAGIC);
12186
f2dc0d18 12187 if (device_may_wakeup(dp))
63c3a66f 12188 tg3_flag_set(tp, WOL_ENABLE);
f2dc0d18 12189 else
63c3a66f 12190 tg3_flag_clear(tp, WOL_ENABLE);
6aa20a22 12191
1da177e4
LT		 12192 return 0;
12193}
6aa20a22 12194
1da177e4
LT		 12195static u32 tg3_get_msglevel(struct net_device *dev)
12196{
12197 struct tg3 *tp = netdev_priv(dev);
12198 return tp->msg_enable;
12199}
6aa20a22 12200
1da177e4
LT		 12201static void tg3_set_msglevel(struct net_device *dev, u32 value)
12202{
12203 struct tg3 *tp = netdev_priv(dev);
12204 tp->msg_enable = value;
12205}
6aa20a22 12206
1da177e4
LT		 12207static int tg3_nway_reset(struct net_device *dev)
12208{
12209 struct tg3 *tp = netdev_priv(dev);
1da177e4 12210 int r;
6aa20a22 12211
1da177e4
LT		 12212 if (!netif_running(dev))
12213 return -EAGAIN;
12214
f07e9af3 12215 if (tp->phy_flags & TG3_PHYFLG_PHY_SERDES)
c94e3941
MC		 12216 return -EINVAL;
12217
ce20f161
NS		 12218 tg3_warn_mgmt_link_flap(tp);
12219
63c3a66f 12220 if (tg3_flag(tp, USE_PHYLIB)) {
f07e9af3 12221 if (!(tp->phy_flags & TG3_PHYFLG_IS_CONNECTED))
b02fd9e3 12222 return -EAGAIN;
ead2402c 12223 r = phy_start_aneg(tp->mdio_bus->phy_map[tp->phy_addr]);
b02fd9e3
MC		 12224 } else {
12225 u32 bmcr;
12226
12227 spin_lock_bh(&tp->lock);
12228 r = -EINVAL;
12229 tg3_readphy(tp, MII_BMCR, &bmcr);
12230 if (!tg3_readphy(tp, MII_BMCR, &bmcr) &&
12231 ((bmcr & BMCR_ANENABLE) ||
f07e9af3 12232 (tp->phy_flags & TG3_PHYFLG_PARALLEL_DETECT))) {
b02fd9e3
MC		 12233 tg3_writephy(tp, MII_BMCR, bmcr | BMCR_ANRESTART |
12234 BMCR_ANENABLE);
12235 r = 0;
12236 }
12237 spin_unlock_bh(&tp->lock);
1da177e4 12238 }
6aa20a22 12239
1da177e4
LT		 12240 return r;
12241}
6aa20a22 12242
1da177e4
LT		 12243static void tg3_get_ringparam(struct net_device *dev, struct ethtool_ringparam *ering)
12244{
12245 struct tg3 *tp = netdev_priv(dev);
6aa20a22 12246
2c49a44d 12247 ering->rx_max_pending = tp->rx_std_ring_mask;
63c3a66f 12248 if (tg3_flag(tp, JUMBO_RING_ENABLE))
2c49a44d 12249 ering->rx_jumbo_max_pending = tp->rx_jmb_ring_mask;
4f81c32b
MC		 12250 else
12251 ering->rx_jumbo_max_pending = 0;
12252
12253 ering->tx_max_pending = TG3_TX_RING_SIZE - 1;
1da177e4
LT		 12254
12255 ering->rx_pending = tp->rx_pending;
63c3a66f 12256 if (tg3_flag(tp, JUMBO_RING_ENABLE))
4f81c32b
MC		 12257 ering->rx_jumbo_pending = tp->rx_jumbo_pending;
12258 else
12259 ering->rx_jumbo_pending = 0;
12260
f3f3f27e 12261 ering->tx_pending = tp->napi[0].tx_pending;
1da177e4 12262}
6aa20a22 12263
1da177e4
LT		 12264static int tg3_set_ringparam(struct net_device *dev, struct ethtool_ringparam *ering)
12265{
12266 struct tg3 *tp = netdev_priv(dev);
646c9edd 12267 int i, irq_sync = 0, err = 0;
6aa20a22 12268
2c49a44d
MC		 12269 if ((ering->rx_pending > tp->rx_std_ring_mask) ||
12270 (ering->rx_jumbo_pending > tp->rx_jmb_ring_mask) ||
bc3a9254
MC		 12271 (ering->tx_pending > TG3_TX_RING_SIZE - 1) ||
12272 (ering->tx_pending <= MAX_SKB_FRAGS) ||
63c3a66f 12273 (tg3_flag(tp, TSO_BUG) &&
bc3a9254 12274 (ering->tx_pending <= (MAX_SKB_FRAGS * 3))))
1da177e4 12275 return -EINVAL;
6aa20a22 12276
bbe832c0 12277 if (netif_running(dev)) {
b02fd9e3 12278 tg3_phy_stop(tp);
1da177e4 12279 tg3_netif_stop(tp);
bbe832c0
MC		 12280 irq_sync = 1;
12281 }
1da177e4 12282
bbe832c0 12283 tg3_full_lock(tp, irq_sync);
6aa20a22 12284
1da177e4
LT		 12285 tp->rx_pending = ering->rx_pending;
12286
63c3a66f 12287 if (tg3_flag(tp, MAX_RXPEND_64) &&
1da177e4
LT		 12288 tp->rx_pending > 63)
12289 tp->rx_pending = 63;
12290 tp->rx_jumbo_pending = ering->rx_jumbo_pending;
646c9edd 12291
6fd45cb8 12292 for (i = 0; i < tp->irq_max; i++)
646c9edd 12293 tp->napi[i].tx_pending = ering->tx_pending;
1da177e4
LT		 12294
12295 if (netif_running(dev)) {
944d980e 12296 tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
953c96e0 12297 err = tg3_restart_hw(tp, false);
b9ec6c1b
MC		 12298 if (!err)
12299 tg3_netif_start(tp);
1da177e4
LT		 12300 }
12301
f47c11ee 12302 tg3_full_unlock(tp);
6aa20a22 12303
b02fd9e3
MC		 12304 if (irq_sync && !err)
12305 tg3_phy_start(tp);
12306
b9ec6c1b 12307 return err;
1da177e4 12308}
6aa20a22 12309
1da177e4
LT		 12310static void tg3_get_pauseparam(struct net_device *dev, struct ethtool_pauseparam *epause)
12311{
12312 struct tg3 *tp = netdev_priv(dev);
6aa20a22 12313
63c3a66f 12314 epause->autoneg = !!tg3_flag(tp, PAUSE_AUTONEG);
8d018621 12315
4a2db503 12316 if (tp->link_config.flowctrl & FLOW_CTRL_RX)
8d018621
MC		 12317 epause->rx_pause = 1;
12318 else
12319 epause->rx_pause = 0;
12320
4a2db503 12321 if (tp->link_config.flowctrl & FLOW_CTRL_TX)
8d018621
MC		 12322 epause->tx_pause = 1;
12323 else
12324 epause->tx_pause = 0;
1da177e4 12325}
6aa20a22 12326
1da177e4
LT		 12327static int tg3_set_pauseparam(struct net_device *dev, struct ethtool_pauseparam *epause)
12328{
12329 struct tg3 *tp = netdev_priv(dev);
b02fd9e3 12330 int err = 0;
6aa20a22 12331
ce20f161
NS		 12332 if (tp->link_config.autoneg == AUTONEG_ENABLE)
12333 tg3_warn_mgmt_link_flap(tp);
12334
63c3a66f 12335 if (tg3_flag(tp, USE_PHYLIB)) {
2712168f
MC		 12336 u32 newadv;
12337 struct phy_device *phydev;
1da177e4 12338
ead2402c 12339 phydev = tp->mdio_bus->phy_map[tp->phy_addr];
f47c11ee 12340
2712168f
MC		 12341 if (!(phydev->supported & SUPPORTED_Pause) ||
12342 (!(phydev->supported & SUPPORTED_Asym_Pause) &&
2259dca3 12343 (epause->rx_pause != epause->tx_pause)))
2712168f 12344 return -EINVAL;
1da177e4 12345
2712168f
MC		 12346 tp->link_config.flowctrl = 0;
12347 if (epause->rx_pause) {
12348 tp->link_config.flowctrl |= FLOW_CTRL_RX;
12349
12350 if (epause->tx_pause) {
12351 tp->link_config.flowctrl |= FLOW_CTRL_TX;
12352 newadv = ADVERTISED_Pause;
b02fd9e3 12353 } else
2712168f
MC		 12354 newadv = ADVERTISED_Pause |
12355 ADVERTISED_Asym_Pause;
12356 } else if (epause->tx_pause) {
12357 tp->link_config.flowctrl |= FLOW_CTRL_TX;
12358 newadv = ADVERTISED_Asym_Pause;
12359 } else
12360 newadv = 0;
12361
12362 if (epause->autoneg)
63c3a66f 12363 tg3_flag_set(tp, PAUSE_AUTONEG);
2712168f 12364 else
63c3a66f 12365 tg3_flag_clear(tp, PAUSE_AUTONEG);
2712168f 12366
f07e9af3 12367 if (tp->phy_flags & TG3_PHYFLG_IS_CONNECTED) {
2712168f
MC		 12368 u32 oldadv = phydev->advertising &
12369 (ADVERTISED_Pause | ADVERTISED_Asym_Pause);
12370 if (oldadv != newadv) {
12371 phydev->advertising &=
12372 ~(ADVERTISED_Pause |
12373 ADVERTISED_Asym_Pause);
12374 phydev->advertising |= newadv;
12375 if (phydev->autoneg) {
12376 /*
12377 * Always renegotiate the link to
12378 * inform our link partner of our
12379 * flow control settings, even if the
12380 * flow control is forced. Let
12381 * tg3_adjust_link() do the final
12382 * flow control setup.
12383 */
12384 return phy_start_aneg(phydev);
b02fd9e3 12385 }
b02fd9e3 12386 }
b02fd9e3 12387
2712168f 12388 if (!epause->autoneg)
b02fd9e3 12389 tg3_setup_flow_control(tp, 0, 0);
2712168f 12390 } else {
c6700ce2 12391 tp->link_config.advertising &=
2712168f
MC		 12392 ~(ADVERTISED_Pause |
12393 ADVERTISED_Asym_Pause);
c6700ce2 12394 tp->link_config.advertising |= newadv;
b02fd9e3
MC		 12395 }
12396 } else {
12397 int irq_sync = 0;
12398
12399 if (netif_running(dev)) {
12400 tg3_netif_stop(tp);
12401 irq_sync = 1;
12402 }
12403
12404 tg3_full_lock(tp, irq_sync);
12405
12406 if (epause->autoneg)
63c3a66f 12407 tg3_flag_set(tp, PAUSE_AUTONEG);
b02fd9e3 12408 else
63c3a66f 12409 tg3_flag_clear(tp, PAUSE_AUTONEG);
b02fd9e3 12410 if (epause->rx_pause)
e18ce346 12411 tp->link_config.flowctrl |= FLOW_CTRL_RX;
b02fd9e3 12412 else
e18ce346 12413 tp->link_config.flowctrl &= ~FLOW_CTRL_RX;
b02fd9e3 12414 if (epause->tx_pause)
e18ce346 12415 tp->link_config.flowctrl |= FLOW_CTRL_TX;
b02fd9e3 12416 else
e18ce346 12417 tp->link_config.flowctrl &= ~FLOW_CTRL_TX;
b02fd9e3
MC		 12418
12419 if (netif_running(dev)) {
12420 tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
953c96e0 12421 err = tg3_restart_hw(tp, false);
b02fd9e3
MC		 12422 if (!err)
12423 tg3_netif_start(tp);
12424 }
12425
12426 tg3_full_unlock(tp);
12427 }
6aa20a22 12428
fdad8de4
NS		 12429 tp->phy_flags |= TG3_PHYFLG_USER_CONFIGURED;
12430
b9ec6c1b 12431 return err;
1da177e4 12432}
6aa20a22 12433
de6f31eb 12434static int tg3_get_sset_count(struct net_device *dev, int sset)
1da177e4 12435{
b9f2c044
JG		 12436 switch (sset) {
12437 case ETH_SS_TEST:
12438 return TG3_NUM_TEST;
12439 case ETH_SS_STATS:
12440 return TG3_NUM_STATS;
12441 default:
12442 return -EOPNOTSUPP;
12443 }
4cafd3f5
MC		 12444}
12445
90415477
MC		 12446static int tg3_get_rxnfc(struct net_device *dev, struct ethtool_rxnfc *info,
12447 u32 *rules __always_unused)
12448{
12449 struct tg3 *tp = netdev_priv(dev);
12450
12451 if (!tg3_flag(tp, SUPPORT_MSIX))
12452 return -EOPNOTSUPP;
12453
12454 switch (info->cmd) {
12455 case ETHTOOL_GRXRINGS:
12456 if (netif_running(tp->dev))
9102426a 12457 info->data = tp->rxq_cnt;
90415477
MC		 12458 else {
12459 info->data = num_online_cpus();
9102426a
MC		 12460 if (info->data > TG3_RSS_MAX_NUM_QS)
12461 info->data = TG3_RSS_MAX_NUM_QS;
90415477
MC		 12462 }
12463
12464 /* The first interrupt vector only
12465 * handles link interrupts.
12466 */
12467 info->data -= 1;
12468 return 0;
12469
12470 default:
12471 return -EOPNOTSUPP;
12472 }
12473}
12474
12475static u32 tg3_get_rxfh_indir_size(struct net_device *dev)
12476{
12477 u32 size = 0;
12478 struct tg3 *tp = netdev_priv(dev);
12479
12480 if (tg3_flag(tp, SUPPORT_MSIX))
12481 size = TG3_RSS_INDIR_TBL_SIZE;
12482
12483 return size;
12484}
12485
12486static int tg3_get_rxfh_indir(struct net_device *dev, u32 *indir)
12487{
12488 struct tg3 *tp = netdev_priv(dev);
12489 int i;
12490
12491 for (i = 0; i < TG3_RSS_INDIR_TBL_SIZE; i++)
12492 indir[i] = tp->rss_ind_tbl[i];
12493
12494 return 0;
12495}
12496
12497static int tg3_set_rxfh_indir(struct net_device *dev, const u32 *indir)
12498{
12499 struct tg3 *tp = netdev_priv(dev);
12500 size_t i;
12501
12502 for (i = 0; i < TG3_RSS_INDIR_TBL_SIZE; i++)
12503 tp->rss_ind_tbl[i] = indir[i];
12504
12505 if (!netif_running(dev) || !tg3_flag(tp, ENABLE_RSS))
12506 return 0;
12507
12508 /* It is legal to write the indirection
12509 * table while the device is running.
12510 */
12511 tg3_full_lock(tp, 0);
12512 tg3_rss_write_indir_tbl(tp);
12513 tg3_full_unlock(tp);
12514
12515 return 0;
12516}
12517
0968169c
MC		 12518static void tg3_get_channels(struct net_device *dev,
12519 struct ethtool_channels *channel)
12520{
12521 struct tg3 *tp = netdev_priv(dev);
12522 u32 deflt_qs = netif_get_num_default_rss_queues();
12523
12524 channel->max_rx = tp->rxq_max;
12525 channel->max_tx = tp->txq_max;
12526
12527 if (netif_running(dev)) {
12528 channel->rx_count = tp->rxq_cnt;
12529 channel->tx_count = tp->txq_cnt;
12530 } else {
12531 if (tp->rxq_req)
12532 channel->rx_count = tp->rxq_req;
12533 else
12534 channel->rx_count = min(deflt_qs, tp->rxq_max);
12535
12536 if (tp->txq_req)
12537 channel->tx_count = tp->txq_req;
12538 else
12539 channel->tx_count = min(deflt_qs, tp->txq_max);
12540 }
12541}
12542
12543static int tg3_set_channels(struct net_device *dev,
12544 struct ethtool_channels *channel)
12545{
12546 struct tg3 *tp = netdev_priv(dev);
12547
12548 if (!tg3_flag(tp, SUPPORT_MSIX))
12549 return -EOPNOTSUPP;
12550
12551 if (channel->rx_count > tp->rxq_max ||
12552 channel->tx_count > tp->txq_max)
12553 return -EINVAL;
12554
12555 tp->rxq_req = channel->rx_count;
12556 tp->txq_req = channel->tx_count;
12557
12558 if (!netif_running(dev))
12559 return 0;
12560
12561 tg3_stop(tp);
12562
f4a46d1f 12563 tg3_carrier_off(tp);
0968169c 12564
be947307 12565 tg3_start(tp, true, false, false);
0968169c
MC		 12566
12567 return 0;
12568}
12569
de6f31eb 12570static void tg3_get_strings(struct net_device *dev, u32 stringset, u8 *buf)
1da177e4
LT		 12571{
12572 switch (stringset) {
12573 case ETH_SS_STATS:
12574 memcpy(buf, &ethtool_stats_keys, sizeof(ethtool_stats_keys));
12575 break;
4cafd3f5
MC		 12576 case ETH_SS_TEST:
12577 memcpy(buf, &ethtool_test_keys, sizeof(ethtool_test_keys));
12578 break;
1da177e4
LT		 12579 default:
12580 WARN_ON(1); /* we need a WARN() */
12581 break;
12582 }
12583}
12584
81b8709c 12585static int tg3_set_phys_id(struct net_device *dev,
12586 enum ethtool_phys_id_state state)
4009a93d
MC		 12587{
12588 struct tg3 *tp = netdev_priv(dev);
4009a93d
MC		 12589
12590 if (!netif_running(tp->dev))
12591 return -EAGAIN;
12592
81b8709c 12593 switch (state) {
12594 case ETHTOOL_ID_ACTIVE:
fce55922 12595 return 1; /* cycle on/off once per second */
4009a93d 12596
81b8709c 12597 case ETHTOOL_ID_ON:
12598 tw32(MAC_LED_CTRL, LED_CTRL_LNKLED_OVERRIDE |
12599 LED_CTRL_1000MBPS_ON |
12600 LED_CTRL_100MBPS_ON |
12601 LED_CTRL_10MBPS_ON |
12602 LED_CTRL_TRAFFIC_OVERRIDE |
12603 LED_CTRL_TRAFFIC_BLINK |
12604 LED_CTRL_TRAFFIC_LED);
12605 break;
6aa20a22 12606
81b8709c 12607 case ETHTOOL_ID_OFF:
12608 tw32(MAC_LED_CTRL, LED_CTRL_LNKLED_OVERRIDE |
12609 LED_CTRL_TRAFFIC_OVERRIDE);
12610 break;
4009a93d 12611
81b8709c 12612 case ETHTOOL_ID_INACTIVE:
12613 tw32(MAC_LED_CTRL, tp->led_ctrl);
12614 break;
4009a93d 12615 }
81b8709c 12616
4009a93d
MC		 12617 return 0;
12618}
12619
de6f31eb 12620static void tg3_get_ethtool_stats(struct net_device *dev,
1da177e4
LT		 12621 struct ethtool_stats *estats, u64 *tmp_stats)
12622{
12623 struct tg3 *tp = netdev_priv(dev);
0e6c9da3 12624
b546e46f
MC		 12625 if (tp->hw_stats)
12626 tg3_get_estats(tp, (struct tg3_ethtool_stats *)tmp_stats);
12627 else
12628 memset(tmp_stats, 0, sizeof(struct tg3_ethtool_stats));
1da177e4
LT		 12629}
12630
535a490e 12631static __be32 *tg3_vpd_readblock(struct tg3 *tp, u32 *vpdlen)
c3e94500
MC		 12632{
12633 int i;
12634 __be32 *buf;
12635 u32 offset = 0, len = 0;
12636 u32 magic, val;
12637
63c3a66f 12638 if (tg3_flag(tp, NO_NVRAM) || tg3_nvram_read(tp, 0, &magic))
c3e94500
MC		 12639 return NULL;
12640
12641 if (magic == TG3_EEPROM_MAGIC) {
12642 for (offset = TG3_NVM_DIR_START;
12643 offset < TG3_NVM_DIR_END;
12644 offset += TG3_NVM_DIRENT_SIZE) {
12645 if (tg3_nvram_read(tp, offset, &val))
12646 return NULL;
12647
12648 if ((val >> TG3_NVM_DIRTYPE_SHIFT) ==
12649 TG3_NVM_DIRTYPE_EXTVPD)
12650 break;
12651 }
12652
12653 if (offset != TG3_NVM_DIR_END) {
12654 len = (val & TG3_NVM_DIRTYPE_LENMSK) * 4;
12655 if (tg3_nvram_read(tp, offset + 4, &offset))
12656 return NULL;
12657
12658 offset = tg3_nvram_logical_addr(tp, offset);
12659 }
12660 }
12661
12662 if (!offset || !len) {
12663 offset = TG3_NVM_VPD_OFF;
12664 len = TG3_NVM_VPD_LEN;
12665 }
12666
12667 buf = kmalloc(len, GFP_KERNEL);
12668 if (buf == NULL)
12669 return NULL;
12670
12671 if (magic == TG3_EEPROM_MAGIC) {
12672 for (i = 0; i < len; i += 4) {
12673 /* The data is in little-endian format in NVRAM.
12674 * Use the big-endian read routines to preserve
12675 * the byte order as it exists in NVRAM.
12676 */
12677 if (tg3_nvram_read_be32(tp, offset + i, &buf[i/4]))
12678 goto error;
12679 }
12680 } else {
12681 u8 *ptr;
12682 ssize_t cnt;
12683 unsigned int pos = 0;
12684
12685 ptr = (u8 *)&buf[0];
12686 for (i = 0; pos < len && i < 3; i++, pos += cnt, ptr += cnt) {
12687 cnt = pci_read_vpd(tp->pdev, pos,
12688 len - pos, ptr);
12689 if (cnt == -ETIMEDOUT || cnt == -EINTR)
12690 cnt = 0;
12691 else if (cnt < 0)
12692 goto error;
12693 }
12694 if (pos != len)
12695 goto error;
12696 }
12697
535a490e
MC		 12698 *vpdlen = len;
12699
c3e94500
MC		 12700 return buf;
12701
12702error:
12703 kfree(buf);
12704 return NULL;
12705}
12706
566f86ad 12707#define NVRAM_TEST_SIZE 0x100
a5767dec
MC		 12708#define NVRAM_SELFBOOT_FORMAT1_0_SIZE 0x14
12709#define NVRAM_SELFBOOT_FORMAT1_2_SIZE 0x18
12710#define NVRAM_SELFBOOT_FORMAT1_3_SIZE 0x1c
727a6d9f
MC		 12711#define NVRAM_SELFBOOT_FORMAT1_4_SIZE 0x20
12712#define NVRAM_SELFBOOT_FORMAT1_5_SIZE 0x24
bda18faf 12713#define NVRAM_SELFBOOT_FORMAT1_6_SIZE 0x50
b16250e3
MC		 12714#define NVRAM_SELFBOOT_HW_SIZE 0x20
12715#define NVRAM_SELFBOOT_DATA_SIZE 0x1c
566f86ad
MC		 12716
12717static int tg3_test_nvram(struct tg3 *tp)
12718{
535a490e 12719 u32 csum, magic, len;
a9dc529d 12720 __be32 *buf;
ab0049b4 12721 int i, j, k, err = 0, size;
566f86ad 12722
63c3a66f 12723 if (tg3_flag(tp, NO_NVRAM))
df259d8c
MC		 12724 return 0;
12725
e4f34110 12726 if (tg3_nvram_read(tp, 0, &magic) != 0)
1b27777a
MC		 12727 return -EIO;
12728
1b27777a
MC		 12729 if (magic == TG3_EEPROM_MAGIC)
12730 size = NVRAM_TEST_SIZE;
b16250e3 12731 else if ((magic & TG3_EEPROM_MAGIC_FW_MSK) == TG3_EEPROM_MAGIC_FW) {
a5767dec
MC		 12732 if ((magic & TG3_EEPROM_SB_FORMAT_MASK) ==
12733 TG3_EEPROM_SB_FORMAT_1) {
12734 switch (magic & TG3_EEPROM_SB_REVISION_MASK) {
12735 case TG3_EEPROM_SB_REVISION_0:
12736 size = NVRAM_SELFBOOT_FORMAT1_0_SIZE;
12737 break;
12738 case TG3_EEPROM_SB_REVISION_2:
12739 size = NVRAM_SELFBOOT_FORMAT1_2_SIZE;
12740 break;
12741 case TG3_EEPROM_SB_REVISION_3:
12742 size = NVRAM_SELFBOOT_FORMAT1_3_SIZE;
12743 break;
727a6d9f
MC		 12744 case TG3_EEPROM_SB_REVISION_4:
12745 size = NVRAM_SELFBOOT_FORMAT1_4_SIZE;
12746 break;
12747 case TG3_EEPROM_SB_REVISION_5:
12748 size = NVRAM_SELFBOOT_FORMAT1_5_SIZE;
12749 break;
12750 case TG3_EEPROM_SB_REVISION_6:
12751 size = NVRAM_SELFBOOT_FORMAT1_6_SIZE;
12752 break;
a5767dec 12753 default:
727a6d9f 12754 return -EIO;
a5767dec
MC		 12755 }
12756 } else
1b27777a 12757 return 0;
b16250e3
MC		 12758 } else if ((magic & TG3_EEPROM_MAGIC_HW_MSK) == TG3_EEPROM_MAGIC_HW)
12759 size = NVRAM_SELFBOOT_HW_SIZE;
12760 else
1b27777a
MC		 12761 return -EIO;
12762
12763 buf = kmalloc(size, GFP_KERNEL);
566f86ad
MC		 12764 if (buf == NULL)
12765 return -ENOMEM;
12766
1b27777a
MC		 12767 err = -EIO;
12768 for (i = 0, j = 0; i < size; i += 4, j++) {
a9dc529d
MC		 12769 err = tg3_nvram_read_be32(tp, i, &buf[j]);
12770 if (err)
566f86ad 12771 break;
566f86ad 12772 }
1b27777a 12773 if (i < size)
566f86ad
MC		 12774 goto out;
12775
1b27777a 12776 /* Selfboot format */
a9dc529d 12777 magic = be32_to_cpu(buf[0]);
b9fc7dc5 12778 if ((magic & TG3_EEPROM_MAGIC_FW_MSK) ==
b16250e3 12779 TG3_EEPROM_MAGIC_FW) {
1b27777a
MC		 12780 u8 *buf8 = (u8 *) buf, csum8 = 0;
12781
b9fc7dc5 12782 if ((magic & TG3_EEPROM_SB_REVISION_MASK) ==
a5767dec
MC		 12783 TG3_EEPROM_SB_REVISION_2) {
12784 /* For rev 2, the csum doesn't include the MBA. */
12785 for (i = 0; i < TG3_EEPROM_SB_F1R2_MBA_OFF; i++)
12786 csum8 += buf8[i];
12787 for (i = TG3_EEPROM_SB_F1R2_MBA_OFF + 4; i < size; i++)
12788 csum8 += buf8[i];
12789 } else {
12790 for (i = 0; i < size; i++)
12791 csum8 += buf8[i];
12792 }
1b27777a 12793
ad96b485
AB		 12794 if (csum8 == 0) {
12795 err = 0;
12796 goto out;
12797 }
12798
12799 err = -EIO;
12800 goto out;
1b27777a 12801 }
566f86ad 12802
b9fc7dc5 12803 if ((magic & TG3_EEPROM_MAGIC_HW_MSK) ==
b16250e3
MC		 12804 TG3_EEPROM_MAGIC_HW) {
12805 u8 data[NVRAM_SELFBOOT_DATA_SIZE];
a9dc529d 12806 u8 parity[NVRAM_SELFBOOT_DATA_SIZE];
b16250e3 12807 u8 *buf8 = (u8 *) buf;
b16250e3
MC		 12808
12809 /* Separate the parity bits and the data bytes. */
12810 for (i = 0, j = 0, k = 0; i < NVRAM_SELFBOOT_HW_SIZE; i++) {
12811 if ((i == 0) || (i == 8)) {
12812 int l;
12813 u8 msk;
12814
12815 for (l = 0, msk = 0x80; l < 7; l++, msk >>= 1)
12816 parity[k++] = buf8[i] & msk;
12817 i++;
859a5887 12818 } else if (i == 16) {
b16250e3
MC		 12819 int l;
12820 u8 msk;
12821
12822 for (l = 0, msk = 0x20; l < 6; l++, msk >>= 1)
12823 parity[k++] = buf8[i] & msk;
12824 i++;
12825
12826 for (l = 0, msk = 0x80; l < 8; l++, msk >>= 1)
12827 parity[k++] = buf8[i] & msk;
12828 i++;
12829 }
12830 data[j++] = buf8[i];
12831 }
12832
12833 err = -EIO;
12834 for (i = 0; i < NVRAM_SELFBOOT_DATA_SIZE; i++) {
12835 u8 hw8 = hweight8(data[i]);
12836
12837 if ((hw8 & 0x1) && parity[i])
12838 goto out;
12839 else if (!(hw8 & 0x1) && !parity[i])
12840 goto out;
12841 }
12842 err = 0;
12843 goto out;
12844 }
12845
01c3a392
MC		 12846 err = -EIO;
12847
566f86ad
MC		 12848 /* Bootstrap checksum at offset 0x10 */
12849 csum = calc_crc((unsigned char *) buf, 0x10);
01c3a392 12850 if (csum != le32_to_cpu(buf[0x10/4]))
566f86ad
MC		 12851 goto out;
12852
12853 /* Manufacturing block starts at offset 0x74, checksum at 0xfc */
12854 csum = calc_crc((unsigned char *) &buf[0x74/4], 0x88);
01c3a392 12855 if (csum != le32_to_cpu(buf[0xfc/4]))
a9dc529d 12856 goto out;
566f86ad 12857
c3e94500
MC		 12858 kfree(buf);
12859
535a490e 12860 buf = tg3_vpd_readblock(tp, &len);
c3e94500
MC		 12861 if (!buf)
12862 return -ENOMEM;
d4894f3e 12863
535a490e 12864 i = pci_vpd_find_tag((u8 *)buf, 0, len, PCI_VPD_LRDT_RO_DATA);
d4894f3e
MC		 12865 if (i > 0) {
12866 j = pci_vpd_lrdt_size(&((u8 *)buf)[i]);
12867 if (j < 0)
12868 goto out;
12869
535a490e 12870 if (i + PCI_VPD_LRDT_TAG_SIZE + j > len)
d4894f3e
MC		 12871 goto out;
12872
12873 i += PCI_VPD_LRDT_TAG_SIZE;
12874 j = pci_vpd_find_info_keyword((u8 *)buf, i, j,
12875 PCI_VPD_RO_KEYWORD_CHKSUM);
12876 if (j > 0) {
12877 u8 csum8 = 0;
12878
12879 j += PCI_VPD_INFO_FLD_HDR_SIZE;
12880
12881 for (i = 0; i <= j; i++)
12882 csum8 += ((u8 *)buf)[i];
12883
12884 if (csum8)
12885 goto out;
12886 }
12887 }
12888
566f86ad
MC		 12889 err = 0;
12890
12891out:
12892 kfree(buf);
12893 return err;
12894}
12895
ca43007a
MC		 12896#define TG3_SERDES_TIMEOUT_SEC 2
12897#define TG3_COPPER_TIMEOUT_SEC 6
12898
12899static int tg3_test_link(struct tg3 *tp)
12900{
12901 int i, max;
12902
12903 if (!netif_running(tp->dev))
12904 return -ENODEV;
12905
f07e9af3 12906 if (tp->phy_flags & TG3_PHYFLG_ANY_SERDES)
ca43007a
MC		 12907 max = TG3_SERDES_TIMEOUT_SEC;
12908 else
12909 max = TG3_COPPER_TIMEOUT_SEC;
12910
12911 for (i = 0; i < max; i++) {
f4a46d1f 12912 if (tp->link_up)
ca43007a
MC		 12913 return 0;
12914
12915 if (msleep_interruptible(1000))
12916 break;
12917 }
12918
12919 return -EIO;
12920}
12921
a71116d1 12922/* Only test the commonly used registers */
30ca3e37 12923static int tg3_test_registers(struct tg3 *tp)
a71116d1 12924{
b16250e3 12925 int i, is_5705, is_5750;
a71116d1
MC		 12926 u32 offset, read_mask, write_mask, val, save_val, read_val;
12927 static struct {
12928 u16 offset;
12929 u16 flags;
12930#define TG3_FL_5705 0x1
12931#define TG3_FL_NOT_5705 0x2
12932#define TG3_FL_NOT_5788 0x4
b16250e3 12933#define TG3_FL_NOT_5750 0x8
a71116d1
MC		 12934 u32 read_mask;
12935 u32 write_mask;
12936 } reg_tbl[] = {
12937 /* MAC Control Registers */
12938 { MAC_MODE, TG3_FL_NOT_5705,
12939 0x00000000, 0x00ef6f8c },
12940 { MAC_MODE, TG3_FL_5705,
12941 0x00000000, 0x01ef6b8c },
12942 { MAC_STATUS, TG3_FL_NOT_5705,
12943 0x03800107, 0x00000000 },
12944 { MAC_STATUS, TG3_FL_5705,
12945 0x03800100, 0x00000000 },
12946 { MAC_ADDR_0_HIGH, 0x0000,
12947 0x00000000, 0x0000ffff },
12948 { MAC_ADDR_0_LOW, 0x0000,
c6cdf436 12949 0x00000000, 0xffffffff },
a71116d1
MC		 12950 { MAC_RX_MTU_SIZE, 0x0000,
12951 0x00000000, 0x0000ffff },
12952 { MAC_TX_MODE, 0x0000,
12953 0x00000000, 0x00000070 },
12954 { MAC_TX_LENGTHS, 0x0000,
12955 0x00000000, 0x00003fff },
12956 { MAC_RX_MODE, TG3_FL_NOT_5705,
12957 0x00000000, 0x000007fc },
12958 { MAC_RX_MODE, TG3_FL_5705,
12959 0x00000000, 0x000007dc },
12960 { MAC_HASH_REG_0, 0x0000,
12961 0x00000000, 0xffffffff },
12962 { MAC_HASH_REG_1, 0x0000,
12963 0x00000000, 0xffffffff },
12964 { MAC_HASH_REG_2, 0x0000,
12965 0x00000000, 0xffffffff },
12966 { MAC_HASH_REG_3, 0x0000,
12967 0x00000000, 0xffffffff },
12968
12969 /* Receive Data and Receive BD Initiator Control Registers. */
12970 { RCVDBDI_JUMBO_BD+0, TG3_FL_NOT_5705,
12971 0x00000000, 0xffffffff },
12972 { RCVDBDI_JUMBO_BD+4, TG3_FL_NOT_5705,
12973 0x00000000, 0xffffffff },
12974 { RCVDBDI_JUMBO_BD+8, TG3_FL_NOT_5705,
12975 0x00000000, 0x00000003 },
12976 { RCVDBDI_JUMBO_BD+0xc, TG3_FL_NOT_5705,
12977 0x00000000, 0xffffffff },
12978 { RCVDBDI_STD_BD+0, 0x0000,
12979 0x00000000, 0xffffffff },
12980 { RCVDBDI_STD_BD+4, 0x0000,
12981 0x00000000, 0xffffffff },
12982 { RCVDBDI_STD_BD+8, 0x0000,
12983 0x00000000, 0xffff0002 },
12984 { RCVDBDI_STD_BD+0xc, 0x0000,
12985 0x00000000, 0xffffffff },
6aa20a22 12986
a71116d1
MC		 12987 /* Receive BD Initiator Control Registers. */
12988 { RCVBDI_STD_THRESH, TG3_FL_NOT_5705,
12989 0x00000000, 0xffffffff },
12990 { RCVBDI_STD_THRESH, TG3_FL_5705,
12991 0x00000000, 0x000003ff },
12992 { RCVBDI_JUMBO_THRESH, TG3_FL_NOT_5705,
12993 0x00000000, 0xffffffff },
6aa20a22 12994
a71116d1
MC		 12995 /* Host Coalescing Control Registers. */
12996 { HOSTCC_MODE, TG3_FL_NOT_5705,
12997 0x00000000, 0x00000004 },
12998 { HOSTCC_MODE, TG3_FL_5705,
12999 0x00000000, 0x000000f6 },
13000 { HOSTCC_RXCOL_TICKS, TG3_FL_NOT_5705,
13001 0x00000000, 0xffffffff },
13002 { HOSTCC_RXCOL_TICKS, TG3_FL_5705,
13003 0x00000000, 0x000003ff },
13004 { HOSTCC_TXCOL_TICKS, TG3_FL_NOT_5705,
13005 0x00000000, 0xffffffff },
13006 { HOSTCC_TXCOL_TICKS, TG3_FL_5705,
13007 0x00000000, 0x000003ff },
13008 { HOSTCC_RXMAX_FRAMES, TG3_FL_NOT_5705,
13009 0x00000000, 0xffffffff },
13010 { HOSTCC_RXMAX_FRAMES, TG3_FL_5705 | TG3_FL_NOT_5788,
13011 0x00000000, 0x000000ff },
13012 { HOSTCC_TXMAX_FRAMES, TG3_FL_NOT_5705,
13013 0x00000000, 0xffffffff },
13014 { HOSTCC_TXMAX_FRAMES, TG3_FL_5705 | TG3_FL_NOT_5788,
13015 0x00000000, 0x000000ff },
13016 { HOSTCC_RXCOAL_TICK_INT, TG3_FL_NOT_5705,
13017 0x00000000, 0xffffffff },
13018 { HOSTCC_TXCOAL_TICK_INT, TG3_FL_NOT_5705,
13019 0x00000000, 0xffffffff },
13020 { HOSTCC_RXCOAL_MAXF_INT, TG3_FL_NOT_5705,
13021 0x00000000, 0xffffffff },
13022 { HOSTCC_RXCOAL_MAXF_INT, TG3_FL_5705 | TG3_FL_NOT_5788,
13023 0x00000000, 0x000000ff },
13024 { HOSTCC_TXCOAL_MAXF_INT, TG3_FL_NOT_5705,
13025 0x00000000, 0xffffffff },
13026 { HOSTCC_TXCOAL_MAXF_INT, TG3_FL_5705 | TG3_FL_NOT_5788,
13027 0x00000000, 0x000000ff },
13028 { HOSTCC_STAT_COAL_TICKS, TG3_FL_NOT_5705,
13029 0x00000000, 0xffffffff },
13030 { HOSTCC_STATS_BLK_HOST_ADDR, TG3_FL_NOT_5705,
13031 0x00000000, 0xffffffff },
13032 { HOSTCC_STATS_BLK_HOST_ADDR+4, TG3_FL_NOT_5705,
13033 0x00000000, 0xffffffff },
13034 { HOSTCC_STATUS_BLK_HOST_ADDR, 0x0000,
13035 0x00000000, 0xffffffff },
13036 { HOSTCC_STATUS_BLK_HOST_ADDR+4, 0x0000,
13037 0x00000000, 0xffffffff },
13038 { HOSTCC_STATS_BLK_NIC_ADDR, 0x0000,
13039 0xffffffff, 0x00000000 },
13040 { HOSTCC_STATUS_BLK_NIC_ADDR, 0x0000,
13041 0xffffffff, 0x00000000 },
13042
13043 /* Buffer Manager Control Registers. */
b16250e3 13044 { BUFMGR_MB_POOL_ADDR, TG3_FL_NOT_5750,
a71116d1 13045 0x00000000, 0x007fff80 },
b16250e3 13046 { BUFMGR_MB_POOL_SIZE, TG3_FL_NOT_5750,
a71116d1
MC		 13047 0x00000000, 0x007fffff },
13048 { BUFMGR_MB_RDMA_LOW_WATER, 0x0000,
13049 0x00000000, 0x0000003f },
13050 { BUFMGR_MB_MACRX_LOW_WATER, 0x0000,
13051 0x00000000, 0x000001ff },
13052 { BUFMGR_MB_HIGH_WATER, 0x0000,
13053 0x00000000, 0x000001ff },
13054 { BUFMGR_DMA_DESC_POOL_ADDR, TG3_FL_NOT_5705,
13055 0xffffffff, 0x00000000 },
13056 { BUFMGR_DMA_DESC_POOL_SIZE, TG3_FL_NOT_5705,
13057 0xffffffff, 0x00000000 },
6aa20a22 13058
a71116d1
MC		 13059 /* Mailbox Registers */
13060 { GRCMBOX_RCVSTD_PROD_IDX+4, 0x0000,
13061 0x00000000, 0x000001ff },
13062 { GRCMBOX_RCVJUMBO_PROD_IDX+4, TG3_FL_NOT_5705,
13063 0x00000000, 0x000001ff },
13064 { GRCMBOX_RCVRET_CON_IDX_0+4, 0x0000,
13065 0x00000000, 0x000007ff },
13066 { GRCMBOX_SNDHOST_PROD_IDX_0+4, 0x0000,
13067 0x00000000, 0x000001ff },
13068
13069 { 0xffff, 0x0000, 0x00000000, 0x00000000 },
13070 };
13071
b16250e3 13072 is_5705 = is_5750 = 0;
63c3a66f 13073 if (tg3_flag(tp, 5705_PLUS)) {
a71116d1 13074 is_5705 = 1;
63c3a66f 13075 if (tg3_flag(tp, 5750_PLUS))
b16250e3
MC		 13076 is_5750 = 1;
13077 }
a71116d1
MC		 13078
13079 for (i = 0; reg_tbl[i].offset != 0xffff; i++) {
13080 if (is_5705 && (reg_tbl[i].flags & TG3_FL_NOT_5705))
13081 continue;
13082
13083 if (!is_5705 && (reg_tbl[i].flags & TG3_FL_5705))
13084 continue;
13085
63c3a66f 13086 if (tg3_flag(tp, IS_5788) &&
a71116d1
MC		 13087 (reg_tbl[i].flags & TG3_FL_NOT_5788))
13088 continue;
13089
b16250e3
MC		 13090 if (is_5750 && (reg_tbl[i].flags & TG3_FL_NOT_5750))
13091 continue;
13092
a71116d1
MC		 13093 offset = (u32) reg_tbl[i].offset;
13094 read_mask = reg_tbl[i].read_mask;
13095 write_mask = reg_tbl[i].write_mask;
13096
13097 /* Save the original register content */
13098 save_val = tr32(offset);
13099
13100 /* Determine the read-only value. */
13101 read_val = save_val & read_mask;
13102
13103 /* Write zero to the register, then make sure the read-only bits
13104 * are not changed and the read/write bits are all zeros.
13105 */
13106 tw32(offset, 0);
13107
13108 val = tr32(offset);
13109
13110 /* Test the read-only and read/write bits. */
13111 if (((val & read_mask) != read_val) || (val & write_mask))
13112 goto out;
13113
13114 /* Write ones to all the bits defined by RdMask and WrMask, then
13115 * make sure the read-only bits are not changed and the
13116 * read/write bits are all ones.
13117 */
13118 tw32(offset, read_mask | write_mask);
13119
13120 val = tr32(offset);
13121
13122 /* Test the read-only bits. */
13123 if ((val & read_mask) != read_val)
13124 goto out;
13125
13126 /* Test the read/write bits. */
13127 if ((val & write_mask) != write_mask)
13128 goto out;
13129
13130 tw32(offset, save_val);
13131 }
13132
13133 return 0;
13134
13135out:
9f88f29f 13136 if (netif_msg_hw(tp))
2445e461
MC		 13137 netdev_err(tp->dev,
13138 "Register test failed at offset %x\n", offset);
a71116d1
MC		 13139 tw32(offset, save_val);
13140 return -EIO;
13141}
13142
7942e1db
MC		 13143static int tg3_do_mem_test(struct tg3 *tp, u32 offset, u32 len)
13144{
f71e1309 13145 static const u32 test_pattern[] = { 0x00000000, 0xffffffff, 0xaa55a55a };
7942e1db
MC		 13146 int i;
13147 u32 j;
13148
e9edda69 13149 for (i = 0; i < ARRAY_SIZE(test_pattern); i++) {
7942e1db
MC		 13150 for (j = 0; j < len; j += 4) {
13151 u32 val;
13152
13153 tg3_write_mem(tp, offset + j, test_pattern[i]);
13154 tg3_read_mem(tp, offset + j, &val);
13155 if (val != test_pattern[i])
13156 return -EIO;
13157 }
13158 }
13159 return 0;
13160}
13161
13162static int tg3_test_memory(struct tg3 *tp)
13163{
13164 static struct mem_entry {
13165 u32 offset;
13166 u32 len;
13167 } mem_tbl_570x[] = {
38690194 13168 { 0x00000000, 0x00b50},
7942e1db
MC		 13169 { 0x00002000, 0x1c000},
13170 { 0xffffffff, 0x00000}
13171 }, mem_tbl_5705[] = {
13172 { 0x00000100, 0x0000c},
13173 { 0x00000200, 0x00008},
7942e1db
MC		 13174 { 0x00004000, 0x00800},
13175 { 0x00006000, 0x01000},
13176 { 0x00008000, 0x02000},
13177 { 0x00010000, 0x0e000},
13178 { 0xffffffff, 0x00000}
79f4d13a
MC		 13179 }, mem_tbl_5755[] = {
13180 { 0x00000200, 0x00008},
13181 { 0x00004000, 0x00800},
13182 { 0x00006000, 0x00800},
13183 { 0x00008000, 0x02000},
13184 { 0x00010000, 0x0c000},
13185 { 0xffffffff, 0x00000}
b16250e3
MC		 13186 }, mem_tbl_5906[] = {
13187 { 0x00000200, 0x00008},
13188 { 0x00004000, 0x00400},
13189 { 0x00006000, 0x00400},
13190 { 0x00008000, 0x01000},
13191 { 0x00010000, 0x01000},
13192 { 0xffffffff, 0x00000}
8b5a6c42
MC		 13193 }, mem_tbl_5717[] = {
13194 { 0x00000200, 0x00008},
13195 { 0x00010000, 0x0a000},
13196 { 0x00020000, 0x13c00},
13197 { 0xffffffff, 0x00000}
13198 }, mem_tbl_57765[] = {
13199 { 0x00000200, 0x00008},
13200 { 0x00004000, 0x00800},
13201 { 0x00006000, 0x09800},
13202 { 0x00010000, 0x0a000},
13203 { 0xffffffff, 0x00000}
7942e1db
MC		 13204 };
13205 struct mem_entry *mem_tbl;
13206 int err = 0;
13207 int i;
13208
63c3a66f 13209 if (tg3_flag(tp, 5717_PLUS))
8b5a6c42 13210 mem_tbl = mem_tbl_5717;
c65a17f4 13211 else if (tg3_flag(tp, 57765_CLASS) ||
4153577a 13212 tg3_asic_rev(tp) == ASIC_REV_5762)
8b5a6c42 13213 mem_tbl = mem_tbl_57765;
63c3a66f 13214 else if (tg3_flag(tp, 5755_PLUS))
321d32a0 13215 mem_tbl = mem_tbl_5755;
4153577a 13216 else if (tg3_asic_rev(tp) == ASIC_REV_5906)
321d32a0 13217 mem_tbl = mem_tbl_5906;
63c3a66f 13218 else if (tg3_flag(tp, 5705_PLUS))
321d32a0
MC		 13219 mem_tbl = mem_tbl_5705;
13220 else
7942e1db
MC		 13221 mem_tbl = mem_tbl_570x;
13222
13223 for (i = 0; mem_tbl[i].offset != 0xffffffff; i++) {
be98da6a
MC		 13224 err = tg3_do_mem_test(tp, mem_tbl[i].offset, mem_tbl[i].len);
13225 if (err)
7942e1db
MC		 13226 break;
13227 }
6aa20a22 13228
7942e1db
MC		 13229 return err;
13230}
13231
bb158d69
MC		 13232#define TG3_TSO_MSS 500
13233
13234#define TG3_TSO_IP_HDR_LEN 20
13235#define TG3_TSO_TCP_HDR_LEN 20
13236#define TG3_TSO_TCP_OPT_LEN 12
13237
13238static const u8 tg3_tso_header[] = {
132390x08, 0x00,
132400x45, 0x00, 0x00, 0x00,
132410x00, 0x00, 0x40, 0x00,
132420x40, 0x06, 0x00, 0x00,
132430x0a, 0x00, 0x00, 0x01,
132440x0a, 0x00, 0x00, 0x02,
132450x0d, 0x00, 0xe0, 0x00,
132460x00, 0x00, 0x01, 0x00,
132470x00, 0x00, 0x02, 0x00,
132480x80, 0x10, 0x10, 0x00,
132490x14, 0x09, 0x00, 0x00,
132500x01, 0x01, 0x08, 0x0a,
132510x11, 0x11, 0x11, 0x11,
132520x11, 0x11, 0x11, 0x11,
13253};
9f40dead 13254
28a45957 13255static int tg3_run_loopback(struct tg3 *tp, u32 pktsz, bool tso_loopback)
c76949a6 13256{
5e5a7f37 13257 u32 rx_start_idx, rx_idx, tx_idx, opaque_key;
bb158d69 13258 u32 base_flags = 0, mss = 0, desc_idx, coal_now, data_off, val;
84b67b27 13259 u32 budget;
9205fd9c
ED		 13260 struct sk_buff *skb;
13261 u8 *tx_data, *rx_data;
c76949a6
MC		 13262 dma_addr_t map;
13263 int num_pkts, tx_len, rx_len, i, err;
13264 struct tg3_rx_buffer_desc *desc;
898a56f8 13265 struct tg3_napi *tnapi, *rnapi;
8fea32b9 13266 struct tg3_rx_prodring_set *tpr = &tp->napi[0].prodring;
c76949a6 13267
c8873405
MC		 13268 tnapi = &tp->napi[0];
13269 rnapi = &tp->napi[0];
0c1d0e2b 13270 if (tp->irq_cnt > 1) {
63c3a66f 13271 if (tg3_flag(tp, ENABLE_RSS))
1da85aa3 13272 rnapi = &tp->napi[1];
63c3a66f 13273 if (tg3_flag(tp, ENABLE_TSS))
c8873405 13274 tnapi = &tp->napi[1];
0c1d0e2b 13275 }
fd2ce37f 13276 coal_now = tnapi->coal_now | rnapi->coal_now;
898a56f8 13277
c76949a6
MC		 13278 err = -EIO;
13279
4852a861 13280 tx_len = pktsz;
a20e9c62 13281 skb = netdev_alloc_skb(tp->dev, tx_len);
a50bb7b9
JJ		 13282 if (!skb)
13283 return -ENOMEM;
13284
c76949a6 13285 tx_data = skb_put(skb, tx_len);
d458cdf7
JP		 13286 memcpy(tx_data, tp->dev->dev_addr, ETH_ALEN);
13287 memset(tx_data + ETH_ALEN, 0x0, 8);
c76949a6 13288
4852a861 13289 tw32(MAC_RX_MTU_SIZE, tx_len + ETH_FCS_LEN);
c76949a6 13290
28a45957 13291 if (tso_loopback) {
bb158d69
MC		 13292 struct iphdr *iph = (struct iphdr *)&tx_data[ETH_HLEN];
13293
13294 u32 hdr_len = TG3_TSO_IP_HDR_LEN + TG3_TSO_TCP_HDR_LEN +
13295 TG3_TSO_TCP_OPT_LEN;
13296
13297 memcpy(tx_data + ETH_ALEN * 2, tg3_tso_header,
13298 sizeof(tg3_tso_header));
13299 mss = TG3_TSO_MSS;
13300
13301 val = tx_len - ETH_ALEN * 2 - sizeof(tg3_tso_header);
13302 num_pkts = DIV_ROUND_UP(val, TG3_TSO_MSS);
13303
13304 /* Set the total length field in the IP header */
13305 iph->tot_len = htons((u16)(mss + hdr_len));
13306
13307 base_flags = (TXD_FLAG_CPU_PRE_DMA |
13308 TXD_FLAG_CPU_POST_DMA);
13309
63c3a66f
JP		 13310 if (tg3_flag(tp, HW_TSO_1) ||
13311 tg3_flag(tp, HW_TSO_2) ||
13312 tg3_flag(tp, HW_TSO_3)) {
bb158d69
MC		 13313 struct tcphdr *th;
13314 val = ETH_HLEN + TG3_TSO_IP_HDR_LEN;
13315 th = (struct tcphdr *)&tx_data[val];
13316 th->check = 0;
13317 } else
13318 base_flags |= TXD_FLAG_TCPUDP_CSUM;
13319
63c3a66f 13320 if (tg3_flag(tp, HW_TSO_3)) {
bb158d69
MC		 13321 mss |= (hdr_len & 0xc) << 12;
13322 if (hdr_len & 0x10)
13323 base_flags |= 0x00000010;
13324 base_flags |= (hdr_len & 0x3e0) << 5;
63c3a66f 13325 } else if (tg3_flag(tp, HW_TSO_2))
bb158d69 13326 mss |= hdr_len << 9;
63c3a66f 13327 else if (tg3_flag(tp, HW_TSO_1) ||
4153577a 13328 tg3_asic_rev(tp) == ASIC_REV_5705) {
bb158d69
MC		 13329 mss |= (TG3_TSO_TCP_OPT_LEN << 9);
13330 } else {
13331 base_flags |= (TG3_TSO_TCP_OPT_LEN << 10);
13332 }
13333
13334 data_off = ETH_ALEN * 2 + sizeof(tg3_tso_header);
13335 } else {
13336 num_pkts = 1;
13337 data_off = ETH_HLEN;
c441b456
MC		 13338
13339 if (tg3_flag(tp, USE_JUMBO_BDFLAG) &&
13340 tx_len > VLAN_ETH_FRAME_LEN)
13341 base_flags |= TXD_FLAG_JMB_PKT;
bb158d69
MC		 13342 }
13343
13344 for (i = data_off; i < tx_len; i++)
c76949a6
MC		 13345 tx_data[i] = (u8) (i & 0xff);
13346
f4188d8a
AD		 13347 map = pci_map_single(tp->pdev, skb->data, tx_len, PCI_DMA_TODEVICE);
13348 if (pci_dma_mapping_error(tp->pdev, map)) {
a21771dd
MC		 13349 dev_kfree_skb(skb);
13350 return -EIO;
13351 }
c76949a6 13352
0d681b27
MC		 13353 val = tnapi->tx_prod;
13354 tnapi->tx_buffers[val].skb = skb;
13355 dma_unmap_addr_set(&tnapi->tx_buffers[val], mapping, map);
13356
c76949a6 13357 tw32_f(HOSTCC_MODE, tp->coalesce_mode | HOSTCC_MODE_ENABLE |
fd2ce37f 13358 rnapi->coal_now);
c76949a6
MC		 13359
13360 udelay(10);
13361
898a56f8 13362 rx_start_idx = rnapi->hw_status->idx[0].rx_producer;
c76949a6 13363
84b67b27
MC		 13364 budget = tg3_tx_avail(tnapi);
13365 if (tg3_tx_frag_set(tnapi, &val, &budget, map, tx_len,
d1a3b737
MC		 13366 base_flags | TXD_FLAG_END, mss, 0)) {
13367 tnapi->tx_buffers[val].skb = NULL;
13368 dev_kfree_skb(skb);
13369 return -EIO;
13370 }
c76949a6 13371
f3f3f27e 13372 tnapi->tx_prod++;
c76949a6 13373
6541b806
MC		 13374 /* Sync BD data before updating mailbox */
13375 wmb();
13376
f3f3f27e
MC		 13377 tw32_tx_mbox(tnapi->prodmbox, tnapi->tx_prod);
13378 tr32_mailbox(tnapi->prodmbox);
c76949a6
MC		 13379
13380 udelay(10);
13381
303fc921
MC		 13382 /* 350 usec to allow enough time on some 10/100 Mbps devices. */
13383 for (i = 0; i < 35; i++) {
c76949a6 13384 tw32_f(HOSTCC_MODE, tp->coalesce_mode | HOSTCC_MODE_ENABLE |
fd2ce37f 13385 coal_now);
c76949a6
MC		 13386
13387 udelay(10);
13388
898a56f8
MC		 13389 tx_idx = tnapi->hw_status->idx[0].tx_consumer;
13390 rx_idx = rnapi->hw_status->idx[0].rx_producer;
f3f3f27e 13391 if ((tx_idx == tnapi->tx_prod) &&
c76949a6
MC		 13392 (rx_idx == (rx_start_idx + num_pkts)))
13393 break;
13394 }
13395
ba1142e4 13396 tg3_tx_skb_unmap(tnapi, tnapi->tx_prod - 1, -1);
c76949a6
MC		 13397 dev_kfree_skb(skb);
13398
f3f3f27e 13399 if (tx_idx != tnapi->tx_prod)
c76949a6
MC		 13400 goto out;
13401
13402 if (rx_idx != rx_start_idx + num_pkts)
13403 goto out;
13404
bb158d69
MC		 13405 val = data_off;
13406 while (rx_idx != rx_start_idx) {
13407 desc = &rnapi->rx_rcb[rx_start_idx++];
13408 desc_idx = desc->opaque & RXD_OPAQUE_INDEX_MASK;
13409 opaque_key = desc->opaque & RXD_OPAQUE_RING_MASK;
c76949a6 13410
bb158d69
MC		 13411 if ((desc->err_vlan & RXD_ERR_MASK) != 0 &&
13412 (desc->err_vlan != RXD_ERR_ODD_NIBBLE_RCVD_MII))
13413 goto out;
c76949a6 13414
bb158d69
MC		 13415 rx_len = ((desc->idx_len & RXD_LEN_MASK) >> RXD_LEN_SHIFT)
13416 - ETH_FCS_LEN;
c76949a6 13417
28a45957 13418 if (!tso_loopback) {
bb158d69
MC		 13419 if (rx_len != tx_len)
13420 goto out;
4852a861 13421
bb158d69
MC		 13422 if (pktsz <= TG3_RX_STD_DMA_SZ - ETH_FCS_LEN) {
13423 if (opaque_key != RXD_OPAQUE_RING_STD)
13424 goto out;
13425 } else {
13426 if (opaque_key != RXD_OPAQUE_RING_JUMBO)
13427 goto out;
13428 }
13429 } else if ((desc->type_flags & RXD_FLAG_TCPUDP_CSUM) &&
13430 (desc->ip_tcp_csum & RXD_TCPCSUM_MASK)
54e0a67f 13431 >> RXD_TCPCSUM_SHIFT != 0xffff) {
4852a861 13432 goto out;
bb158d69 13433 }
4852a861 13434
bb158d69 13435 if (opaque_key == RXD_OPAQUE_RING_STD) {
9205fd9c 13436 rx_data = tpr->rx_std_buffers[desc_idx].data;
bb158d69
MC		 13437 map = dma_unmap_addr(&tpr->rx_std_buffers[desc_idx],
13438 mapping);
13439 } else if (opaque_key == RXD_OPAQUE_RING_JUMBO) {
9205fd9c 13440 rx_data = tpr->rx_jmb_buffers[desc_idx].data;
bb158d69
MC		 13441 map = dma_unmap_addr(&tpr->rx_jmb_buffers[desc_idx],
13442 mapping);
13443 } else
13444 goto out;
c76949a6 13445
bb158d69
MC		 13446 pci_dma_sync_single_for_cpu(tp->pdev, map, rx_len,
13447 PCI_DMA_FROMDEVICE);
c76949a6 13448
9205fd9c 13449 rx_data += TG3_RX_OFFSET(tp);
bb158d69 13450 for (i = data_off; i < rx_len; i++, val++) {
9205fd9c 13451 if (*(rx_data + i) != (u8) (val & 0xff))
bb158d69
MC		 13452 goto out;
13453 }
c76949a6 13454 }
bb158d69 13455
c76949a6 13456 err = 0;
6aa20a22 13457
9205fd9c 13458 /* tg3_free_rings will unmap and free the rx_data */
c76949a6
MC		 13459out:
13460 return err;
13461}
13462
00c266b7
MC		 13463#define TG3_STD_LOOPBACK_FAILED 1
13464#define TG3_JMB_LOOPBACK_FAILED 2
bb158d69 13465#define TG3_TSO_LOOPBACK_FAILED 4
28a45957
MC		 13466#define TG3_LOOPBACK_FAILED \
13467 (TG3_STD_LOOPBACK_FAILED | \
13468 TG3_JMB_LOOPBACK_FAILED | \
13469 TG3_TSO_LOOPBACK_FAILED)
00c266b7 13470
941ec90f 13471static int tg3_test_loopback(struct tg3 *tp, u64 *data, bool do_extlpbk)
9f40dead 13472{
28a45957 13473 int err = -EIO;
2215e24c 13474 u32 eee_cap;
c441b456
MC		 13475 u32 jmb_pkt_sz = 9000;
13476
13477 if (tp->dma_limit)
13478 jmb_pkt_sz = tp->dma_limit - ETH_HLEN;
9f40dead 13479
ab789046
MC		 13480 eee_cap = tp->phy_flags & TG3_PHYFLG_EEE_CAP;
13481 tp->phy_flags &= ~TG3_PHYFLG_EEE_CAP;
13482
28a45957 13483 if (!netif_running(tp->dev)) {
93df8b8f
NNS		 13484 data[TG3_MAC_LOOPB_TEST] = TG3_LOOPBACK_FAILED;
13485 data[TG3_PHY_LOOPB_TEST] = TG3_LOOPBACK_FAILED;
941ec90f 13486 if (do_extlpbk)
93df8b8f 13487 data[TG3_EXT_LOOPB_TEST] = TG3_LOOPBACK_FAILED;
28a45957
MC		 13488 goto done;
13489 }
13490
953c96e0 13491 err = tg3_reset_hw(tp, true);
ab789046 13492 if (err) {
93df8b8f
NNS		 13493 data[TG3_MAC_LOOPB_TEST] = TG3_LOOPBACK_FAILED;
13494 data[TG3_PHY_LOOPB_TEST] = TG3_LOOPBACK_FAILED;
941ec90f 13495 if (do_extlpbk)
93df8b8f 13496 data[TG3_EXT_LOOPB_TEST] = TG3_LOOPBACK_FAILED;
ab789046
MC		 13497 goto done;
13498 }
9f40dead 13499
63c3a66f 13500 if (tg3_flag(tp, ENABLE_RSS)) {
4a85f098
MC		 13501 int i;
13502
13503 /* Reroute all rx packets to the 1st queue */
13504 for (i = MAC_RSS_INDIR_TBL_0;
13505 i < MAC_RSS_INDIR_TBL_0 + TG3_RSS_INDIR_TBL_SIZE; i += 4)
13506 tw32(i, 0x0);
13507 }
13508
6e01b20b
MC		 13509 /* HW errata - mac loopback fails in some cases on 5780.
13510 * Normal traffic and PHY loopback are not affected by
13511 * errata. Also, the MAC loopback test is deprecated for
13512 * all newer ASIC revisions.
13513 */
4153577a 13514 if (tg3_asic_rev(tp) != ASIC_REV_5780 &&
6e01b20b
MC		 13515 !tg3_flag(tp, CPMU_PRESENT)) {
13516 tg3_mac_loopback(tp, true);
9936bcf6 13517
28a45957 13518 if (tg3_run_loopback(tp, ETH_FRAME_LEN, false))
93df8b8f 13519 data[TG3_MAC_LOOPB_TEST] |= TG3_STD_LOOPBACK_FAILED;
6e01b20b
MC		 13520
13521 if (tg3_flag(tp, JUMBO_RING_ENABLE) &&
c441b456 13522 tg3_run_loopback(tp, jmb_pkt_sz + ETH_HLEN, false))
93df8b8f 13523 data[TG3_MAC_LOOPB_TEST] |= TG3_JMB_LOOPBACK_FAILED;
6e01b20b
MC		 13524
13525 tg3_mac_loopback(tp, false);
13526 }
4852a861 13527
f07e9af3 13528 if (!(tp->phy_flags & TG3_PHYFLG_PHY_SERDES) &&
63c3a66f 13529 !tg3_flag(tp, USE_PHYLIB)) {
5e5a7f37
MC		 13530 int i;
13531
941ec90f 13532 tg3_phy_lpbk_set(tp, 0, false);
5e5a7f37
MC		 13533
13534 /* Wait for link */
13535 for (i = 0; i < 100; i++) {
13536 if (tr32(MAC_TX_STATUS) & TX_STATUS_LINK_UP)
13537 break;
13538 mdelay(1);
13539 }
13540
28a45957 13541 if (tg3_run_loopback(tp, ETH_FRAME_LEN, false))
93df8b8f 13542 data[TG3_PHY_LOOPB_TEST] |= TG3_STD_LOOPBACK_FAILED;
63c3a66f 13543 if (tg3_flag(tp, TSO_CAPABLE) &&
28a45957 13544 tg3_run_loopback(tp, ETH_FRAME_LEN, true))
93df8b8f 13545 data[TG3_PHY_LOOPB_TEST] |= TG3_TSO_LOOPBACK_FAILED;
63c3a66f 13546 if (tg3_flag(tp, JUMBO_RING_ENABLE) &&
c441b456 13547 tg3_run_loopback(tp, jmb_pkt_sz + ETH_HLEN, false))
93df8b8f 13548 data[TG3_PHY_LOOPB_TEST] |= TG3_JMB_LOOPBACK_FAILED;
9f40dead 13549
941ec90f
MC		 13550 if (do_extlpbk) {
13551 tg3_phy_lpbk_set(tp, 0, true);
13552
13553 /* All link indications report up, but the hardware
13554 * isn't really ready for about 20 msec. Double it
13555 * to be sure.
13556 */
13557 mdelay(40);
13558
13559 if (tg3_run_loopback(tp, ETH_FRAME_LEN, false))
93df8b8f
NNS		 13560 data[TG3_EXT_LOOPB_TEST] |=
13561 TG3_STD_LOOPBACK_FAILED;
941ec90f
MC		 13562 if (tg3_flag(tp, TSO_CAPABLE) &&
13563 tg3_run_loopback(tp, ETH_FRAME_LEN, true))
93df8b8f
NNS		 13564 data[TG3_EXT_LOOPB_TEST] |=
13565 TG3_TSO_LOOPBACK_FAILED;
941ec90f 13566 if (tg3_flag(tp, JUMBO_RING_ENABLE) &&
c441b456 13567 tg3_run_loopback(tp, jmb_pkt_sz + ETH_HLEN, false))
93df8b8f
NNS		 13568 data[TG3_EXT_LOOPB_TEST] |=
13569 TG3_JMB_LOOPBACK_FAILED;
941ec90f
MC		 13570 }
13571
5e5a7f37
MC		 13572 /* Re-enable gphy autopowerdown. */
13573 if (tp->phy_flags & TG3_PHYFLG_ENABLE_APD)
13574 tg3_phy_toggle_apd(tp, true);
13575 }
6833c043 13576
93df8b8f
NNS		 13577 err = (data[TG3_MAC_LOOPB_TEST] | data[TG3_PHY_LOOPB_TEST] |
13578 data[TG3_EXT_LOOPB_TEST]) ? -EIO : 0;
28a45957 13579
ab789046
MC		 13580done:
13581 tp->phy_flags |= eee_cap;
13582
9f40dead
MC		 13583 return err;
13584}
13585
4cafd3f5
MC		 13586static void tg3_self_test(struct net_device *dev, struct ethtool_test *etest,
13587 u64 *data)
13588{
566f86ad 13589 struct tg3 *tp = netdev_priv(dev);
941ec90f 13590 bool doextlpbk = etest->flags & ETH_TEST_FL_EXTERNAL_LB;
566f86ad 13591
2e460fc0
NS		 13592 if (tp->phy_flags & TG3_PHYFLG_IS_LOW_POWER) {
13593 if (tg3_power_up(tp)) {
13594 etest->flags |= ETH_TEST_FL_FAILED;
13595 memset(data, 1, sizeof(u64) * TG3_NUM_TEST);
13596 return;
13597 }
13598 tg3_ape_driver_state_change(tp, RESET_KIND_INIT);
bed9829f 13599 }
bc1c7567 13600
566f86ad
MC		 13601 memset(data, 0, sizeof(u64) * TG3_NUM_TEST);
13602
13603 if (tg3_test_nvram(tp) != 0) {
13604 etest->flags |= ETH_TEST_FL_FAILED;
93df8b8f 13605 data[TG3_NVRAM_TEST] = 1;
566f86ad 13606 }
941ec90f 13607 if (!doextlpbk && tg3_test_link(tp)) {
ca43007a 13608 etest->flags |= ETH_TEST_FL_FAILED;
93df8b8f 13609 data[TG3_LINK_TEST] = 1;
ca43007a 13610 }
a71116d1 13611 if (etest->flags & ETH_TEST_FL_OFFLINE) {
b02fd9e3 13612 int err, err2 = 0, irq_sync = 0;
bbe832c0
MC		 13613
13614 if (netif_running(dev)) {
b02fd9e3 13615 tg3_phy_stop(tp);
a71116d1 13616 tg3_netif_stop(tp);
bbe832c0
MC		 13617 irq_sync = 1;
13618 }
a71116d1 13619
bbe832c0 13620 tg3_full_lock(tp, irq_sync);
a71116d1 13621 tg3_halt(tp, RESET_KIND_SUSPEND, 1);
ec41c7df 13622 err = tg3_nvram_lock(tp);
a71116d1 13623 tg3_halt_cpu(tp, RX_CPU_BASE);
63c3a66f 13624 if (!tg3_flag(tp, 5705_PLUS))
a71116d1 13625 tg3_halt_cpu(tp, TX_CPU_BASE);
ec41c7df
MC		 13626 if (!err)
13627 tg3_nvram_unlock(tp);
a71116d1 13628
f07e9af3 13629 if (tp->phy_flags & TG3_PHYFLG_MII_SERDES)
d9ab5ad1
MC		 13630 tg3_phy_reset(tp);
13631
a71116d1
MC		 13632 if (tg3_test_registers(tp) != 0) {
13633 etest->flags |= ETH_TEST_FL_FAILED;
93df8b8f 13634 data[TG3_REGISTER_TEST] = 1;
a71116d1 13635 }
28a45957 13636
7942e1db
MC		 13637 if (tg3_test_memory(tp) != 0) {
13638 etest->flags |= ETH_TEST_FL_FAILED;
93df8b8f 13639 data[TG3_MEMORY_TEST] = 1;
7942e1db 13640 }
28a45957 13641
941ec90f
MC		 13642 if (doextlpbk)
13643 etest->flags |= ETH_TEST_FL_EXTERNAL_LB_DONE;
13644
93df8b8f 13645 if (tg3_test_loopback(tp, data, doextlpbk))
c76949a6 13646 etest->flags |= ETH_TEST_FL_FAILED;
a71116d1 13647
f47c11ee
DM		 13648 tg3_full_unlock(tp);
13649
d4bc3927
MC		 13650 if (tg3_test_interrupt(tp) != 0) {
13651 etest->flags |= ETH_TEST_FL_FAILED;
93df8b8f 13652 data[TG3_INTERRUPT_TEST] = 1;
d4bc3927 13653 }
f47c11ee
DM		 13654
13655 tg3_full_lock(tp, 0);
d4bc3927 13656
a71116d1
MC		 13657 tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
13658 if (netif_running(dev)) {
63c3a66f 13659 tg3_flag_set(tp, INIT_COMPLETE);
953c96e0 13660 err2 = tg3_restart_hw(tp, true);
b02fd9e3 13661 if (!err2)
b9ec6c1b 13662 tg3_netif_start(tp);
a71116d1 13663 }
f47c11ee
DM		 13664
13665 tg3_full_unlock(tp);
b02fd9e3
MC		 13666
13667 if (irq_sync && !err2)
13668 tg3_phy_start(tp);
a71116d1 13669 }
80096068 13670 if (tp->phy_flags & TG3_PHYFLG_IS_LOW_POWER)
5137a2ee 13671 tg3_power_down_prepare(tp);
bc1c7567 13672
4cafd3f5
MC		 13673}
13674
7260899b 13675static int tg3_hwtstamp_set(struct net_device *dev, struct ifreq *ifr)
0a633ac2
MC		 13676{
13677 struct tg3 *tp = netdev_priv(dev);
13678 struct hwtstamp_config stmpconf;
13679
13680 if (!tg3_flag(tp, PTP_CAPABLE))
7260899b 13681 return -EOPNOTSUPP;
0a633ac2
MC		 13682
13683 if (copy_from_user(&stmpconf, ifr->ifr_data, sizeof(stmpconf)))
13684 return -EFAULT;
13685
13686 if (stmpconf.flags)
13687 return -EINVAL;
13688
58b187c6
BH		 13689 if (stmpconf.tx_type != HWTSTAMP_TX_ON &&
13690 stmpconf.tx_type != HWTSTAMP_TX_OFF)
0a633ac2 13691 return -ERANGE;
0a633ac2
MC		 13692
13693 switch (stmpconf.rx_filter) {
13694 case HWTSTAMP_FILTER_NONE:
13695 tp->rxptpctl = 0;
13696 break;
13697 case HWTSTAMP_FILTER_PTP_V1_L4_EVENT:
13698 tp->rxptpctl = TG3_RX_PTP_CTL_RX_PTP_V1_EN |
13699 TG3_RX_PTP_CTL_ALL_V1_EVENTS;
13700 break;
13701 case HWTSTAMP_FILTER_PTP_V1_L4_SYNC:
13702 tp->rxptpctl = TG3_RX_PTP_CTL_RX_PTP_V1_EN |
13703 TG3_RX_PTP_CTL_SYNC_EVNT;
13704 break;
13705 case HWTSTAMP_FILTER_PTP_V1_L4_DELAY_REQ:
13706 tp->rxptpctl = TG3_RX_PTP_CTL_RX_PTP_V1_EN |
13707 TG3_RX_PTP_CTL_DELAY_REQ;
13708 break;
13709 case HWTSTAMP_FILTER_PTP_V2_EVENT:
13710 tp->rxptpctl = TG3_RX_PTP_CTL_RX_PTP_V2_EN |
13711 TG3_RX_PTP_CTL_ALL_V2_EVENTS;
13712 break;
13713 case HWTSTAMP_FILTER_PTP_V2_L2_EVENT:
13714 tp->rxptpctl = TG3_RX_PTP_CTL_RX_PTP_V2_L2_EN |
13715 TG3_RX_PTP_CTL_ALL_V2_EVENTS;
13716 break;
13717 case HWTSTAMP_FILTER_PTP_V2_L4_EVENT:
13718 tp->rxptpctl = TG3_RX_PTP_CTL_RX_PTP_V2_L4_EN |
13719 TG3_RX_PTP_CTL_ALL_V2_EVENTS;
13720 break;
13721 case HWTSTAMP_FILTER_PTP_V2_SYNC:
13722 tp->rxptpctl = TG3_RX_PTP_CTL_RX_PTP_V2_EN |
13723 TG3_RX_PTP_CTL_SYNC_EVNT;
13724 break;
13725 case HWTSTAMP_FILTER_PTP_V2_L2_SYNC:
13726 tp->rxptpctl = TG3_RX_PTP_CTL_RX_PTP_V2_L2_EN |
13727 TG3_RX_PTP_CTL_SYNC_EVNT;
13728 break;
13729 case HWTSTAMP_FILTER_PTP_V2_L4_SYNC:
13730 tp->rxptpctl = TG3_RX_PTP_CTL_RX_PTP_V2_L4_EN |
13731 TG3_RX_PTP_CTL_SYNC_EVNT;
13732 break;
13733 case HWTSTAMP_FILTER_PTP_V2_DELAY_REQ:
13734 tp->rxptpctl = TG3_RX_PTP_CTL_RX_PTP_V2_EN |
13735 TG3_RX_PTP_CTL_DELAY_REQ;
13736 break;
13737 case HWTSTAMP_FILTER_PTP_V2_L2_DELAY_REQ:
13738 tp->rxptpctl = TG3_RX_PTP_CTL_RX_PTP_V2_L2_EN |
13739 TG3_RX_PTP_CTL_DELAY_REQ;
13740 break;
13741 case HWTSTAMP_FILTER_PTP_V2_L4_DELAY_REQ:
13742 tp->rxptpctl = TG3_RX_PTP_CTL_RX_PTP_V2_L4_EN |
13743 TG3_RX_PTP_CTL_DELAY_REQ;
13744 break;
13745 default:
13746 return -ERANGE;
13747 }
13748
13749 if (netif_running(dev) && tp->rxptpctl)
13750 tw32(TG3_RX_PTP_CTL,
13751 tp->rxptpctl | TG3_RX_PTP_CTL_HWTS_INTERLOCK);
13752
58b187c6
BH		 13753 if (stmpconf.tx_type == HWTSTAMP_TX_ON)
13754 tg3_flag_set(tp, TX_TSTAMP_EN);
13755 else
13756 tg3_flag_clear(tp, TX_TSTAMP_EN);
13757
0a633ac2
MC		 13758 return copy_to_user(ifr->ifr_data, &stmpconf, sizeof(stmpconf)) ?
13759 -EFAULT : 0;
13760}
13761
7260899b
BH		 13762static int tg3_hwtstamp_get(struct net_device *dev, struct ifreq *ifr)
13763{
13764 struct tg3 *tp = netdev_priv(dev);
13765 struct hwtstamp_config stmpconf;
13766
13767 if (!tg3_flag(tp, PTP_CAPABLE))
13768 return -EOPNOTSUPP;
13769
13770 stmpconf.flags = 0;
13771 stmpconf.tx_type = (tg3_flag(tp, TX_TSTAMP_EN) ?
13772 HWTSTAMP_TX_ON : HWTSTAMP_TX_OFF);
13773
13774 switch (tp->rxptpctl) {
13775 case 0:
13776 stmpconf.rx_filter = HWTSTAMP_FILTER_NONE;
13777 break;
13778 case TG3_RX_PTP_CTL_RX_PTP_V1_EN | TG3_RX_PTP_CTL_ALL_V1_EVENTS:
13779 stmpconf.rx_filter = HWTSTAMP_FILTER_PTP_V1_L4_EVENT;
13780 break;
13781 case TG3_RX_PTP_CTL_RX_PTP_V1_EN | TG3_RX_PTP_CTL_SYNC_EVNT:
13782 stmpconf.rx_filter = HWTSTAMP_FILTER_PTP_V1_L4_SYNC;
13783 break;
13784 case TG3_RX_PTP_CTL_RX_PTP_V1_EN | TG3_RX_PTP_CTL_DELAY_REQ:
13785 stmpconf.rx_filter = HWTSTAMP_FILTER_PTP_V1_L4_DELAY_REQ;
13786 break;
13787 case TG3_RX_PTP_CTL_RX_PTP_V2_EN | TG3_RX_PTP_CTL_ALL_V2_EVENTS:
13788 stmpconf.rx_filter = HWTSTAMP_FILTER_PTP_V2_EVENT;
13789 break;
13790 case TG3_RX_PTP_CTL_RX_PTP_V2_L2_EN | TG3_RX_PTP_CTL_ALL_V2_EVENTS:
13791 stmpconf.rx_filter = HWTSTAMP_FILTER_PTP_V2_L2_EVENT;
13792 break;
13793 case TG3_RX_PTP_CTL_RX_PTP_V2_L4_EN | TG3_RX_PTP_CTL_ALL_V2_EVENTS:
13794 stmpconf.rx_filter = HWTSTAMP_FILTER_PTP_V2_L4_EVENT;
13795 break;
13796 case TG3_RX_PTP_CTL_RX_PTP_V2_EN | TG3_RX_PTP_CTL_SYNC_EVNT:
13797 stmpconf.rx_filter = HWTSTAMP_FILTER_PTP_V2_SYNC;
13798 break;
13799 case TG3_RX_PTP_CTL_RX_PTP_V2_L2_EN | TG3_RX_PTP_CTL_SYNC_EVNT:
13800 stmpconf.rx_filter = HWTSTAMP_FILTER_PTP_V2_L2_SYNC;
13801 break;
13802 case TG3_RX_PTP_CTL_RX_PTP_V2_L4_EN | TG3_RX_PTP_CTL_SYNC_EVNT:
13803 stmpconf.rx_filter = HWTSTAMP_FILTER_PTP_V2_L4_SYNC;
13804 break;
13805 case TG3_RX_PTP_CTL_RX_PTP_V2_EN | TG3_RX_PTP_CTL_DELAY_REQ:
13806 stmpconf.rx_filter = HWTSTAMP_FILTER_PTP_V2_DELAY_REQ;
13807 break;
13808 case TG3_RX_PTP_CTL_RX_PTP_V2_L2_EN | TG3_RX_PTP_CTL_DELAY_REQ:
13809 stmpconf.rx_filter = HWTSTAMP_FILTER_PTP_V2_L2_DELAY_REQ;
13810 break;
13811 case TG3_RX_PTP_CTL_RX_PTP_V2_L4_EN | TG3_RX_PTP_CTL_DELAY_REQ:
13812 stmpconf.rx_filter = HWTSTAMP_FILTER_PTP_V2_L4_DELAY_REQ;
13813 break;
13814 default:
13815 WARN_ON_ONCE(1);
13816 return -ERANGE;
13817 }
13818
13819 return copy_to_user(ifr->ifr_data, &stmpconf, sizeof(stmpconf)) ?
13820 -EFAULT : 0;
13821}
13822
1da177e4
LT		 13823static int tg3_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
13824{
13825 struct mii_ioctl_data *data = if_mii(ifr);
13826 struct tg3 *tp = netdev_priv(dev);
13827 int err;
13828
63c3a66f 13829 if (tg3_flag(tp, USE_PHYLIB)) {
3f0e3ad7 13830 struct phy_device *phydev;
f07e9af3 13831 if (!(tp->phy_flags & TG3_PHYFLG_IS_CONNECTED))
b02fd9e3 13832 return -EAGAIN;
ead2402c 13833 phydev = tp->mdio_bus->phy_map[tp->phy_addr];
28b04113 13834 return phy_mii_ioctl(phydev, ifr, cmd);
b02fd9e3
MC		 13835 }
13836
33f401ae 13837 switch (cmd) {
1da177e4 13838 case SIOCGMIIPHY:
882e9793 13839 data->phy_id = tp->phy_addr;
1da177e4
LT		 13840
13841 /* fallthru */
13842 case SIOCGMIIREG: {
13843 u32 mii_regval;
13844
f07e9af3 13845 if (tp->phy_flags & TG3_PHYFLG_PHY_SERDES)
1da177e4
LT		 13846 break; /* We have no PHY */
13847
34eea5ac 13848 if (!netif_running(dev))
bc1c7567
MC		 13849 return -EAGAIN;
13850
f47c11ee 13851 spin_lock_bh(&tp->lock);
5c358045
HM		 13852 err = __tg3_readphy(tp, data->phy_id & 0x1f,
13853 data->reg_num & 0x1f, &mii_regval);
f47c11ee 13854 spin_unlock_bh(&tp->lock);
1da177e4
LT		 13855
13856 data->val_out = mii_regval;
13857
13858 return err;
13859 }
13860
13861 case SIOCSMIIREG:
f07e9af3 13862 if (tp->phy_flags & TG3_PHYFLG_PHY_SERDES)
1da177e4
LT		 13863 break; /* We have no PHY */
13864
34eea5ac 13865 if (!netif_running(dev))
bc1c7567
MC		 13866 return -EAGAIN;
13867
f47c11ee 13868 spin_lock_bh(&tp->lock);
5c358045
HM		 13869 err = __tg3_writephy(tp, data->phy_id & 0x1f,
13870 data->reg_num & 0x1f, data->val_in);
f47c11ee 13871 spin_unlock_bh(&tp->lock);
1da177e4
LT		 13872
13873 return err;
13874
0a633ac2 13875 case SIOCSHWTSTAMP:
7260899b
BH		 13876 return tg3_hwtstamp_set(dev, ifr);
13877
13878 case SIOCGHWTSTAMP:
13879 return tg3_hwtstamp_get(dev, ifr);
0a633ac2 13880
1da177e4
LT		 13881 default:
13882 /* do nothing */
13883 break;
13884 }
13885 return -EOPNOTSUPP;
13886}
13887
15f9850d
DM		 13888static int tg3_get_coalesce(struct net_device *dev, struct ethtool_coalesce *ec)
13889{
13890 struct tg3 *tp = netdev_priv(dev);
13891
13892 memcpy(ec, &tp->coal, sizeof(*ec));
13893 return 0;
13894}
13895
d244c892
MC		 13896static int tg3_set_coalesce(struct net_device *dev, struct ethtool_coalesce *ec)
13897{
13898 struct tg3 *tp = netdev_priv(dev);
13899 u32 max_rxcoal_tick_int = 0, max_txcoal_tick_int = 0;
13900 u32 max_stat_coal_ticks = 0, min_stat_coal_ticks = 0;
13901
63c3a66f 13902 if (!tg3_flag(tp, 5705_PLUS)) {
d244c892
MC		 13903 max_rxcoal_tick_int = MAX_RXCOAL_TICK_INT;
13904 max_txcoal_tick_int = MAX_TXCOAL_TICK_INT;
13905 max_stat_coal_ticks = MAX_STAT_COAL_TICKS;
13906 min_stat_coal_ticks = MIN_STAT_COAL_TICKS;
13907 }
13908
13909 if ((ec->rx_coalesce_usecs > MAX_RXCOL_TICKS) ||
13910 (ec->tx_coalesce_usecs > MAX_TXCOL_TICKS) ||
13911 (ec->rx_max_coalesced_frames > MAX_RXMAX_FRAMES) ||
13912 (ec->tx_max_coalesced_frames > MAX_TXMAX_FRAMES) ||
13913 (ec->rx_coalesce_usecs_irq > max_rxcoal_tick_int) ||
13914 (ec->tx_coalesce_usecs_irq > max_txcoal_tick_int) ||
13915 (ec->rx_max_coalesced_frames_irq > MAX_RXCOAL_MAXF_INT) ||
13916 (ec->tx_max_coalesced_frames_irq > MAX_TXCOAL_MAXF_INT) ||
13917 (ec->stats_block_coalesce_usecs > max_stat_coal_ticks) ||
13918 (ec->stats_block_coalesce_usecs < min_stat_coal_ticks))
13919 return -EINVAL;
13920
13921 /* No rx interrupts will be generated if both are zero */
13922 if ((ec->rx_coalesce_usecs == 0) &&
13923 (ec->rx_max_coalesced_frames == 0))
13924 return -EINVAL;
13925
13926 /* No tx interrupts will be generated if both are zero */
13927 if ((ec->tx_coalesce_usecs == 0) &&
13928 (ec->tx_max_coalesced_frames == 0))
13929 return -EINVAL;
13930
13931 /* Only copy relevant parameters, ignore all others. */
13932 tp->coal.rx_coalesce_usecs = ec->rx_coalesce_usecs;
13933 tp->coal.tx_coalesce_usecs = ec->tx_coalesce_usecs;
13934 tp->coal.rx_max_coalesced_frames = ec->rx_max_coalesced_frames;
13935 tp->coal.tx_max_coalesced_frames = ec->tx_max_coalesced_frames;
13936 tp->coal.rx_coalesce_usecs_irq = ec->rx_coalesce_usecs_irq;
13937 tp->coal.tx_coalesce_usecs_irq = ec->tx_coalesce_usecs_irq;
13938 tp->coal.rx_max_coalesced_frames_irq = ec->rx_max_coalesced_frames_irq;
13939 tp->coal.tx_max_coalesced_frames_irq = ec->tx_max_coalesced_frames_irq;
13940 tp->coal.stats_block_coalesce_usecs = ec->stats_block_coalesce_usecs;
13941
13942 if (netif_running(dev)) {
13943 tg3_full_lock(tp, 0);
13944 __tg3_set_coalesce(tp, &tp->coal);
13945 tg3_full_unlock(tp);
13946 }
13947 return 0;
13948}
13949
1cbf9eb8
NS		 13950static int tg3_set_eee(struct net_device *dev, struct ethtool_eee *edata)
13951{
13952 struct tg3 *tp = netdev_priv(dev);
13953
13954 if (!(tp->phy_flags & TG3_PHYFLG_EEE_CAP)) {
13955 netdev_warn(tp->dev, "Board does not support EEE!\n");
13956 return -EOPNOTSUPP;
13957 }
13958
13959 if (edata->advertised != tp->eee.advertised) {
13960 netdev_warn(tp->dev,
13961 "Direct manipulation of EEE advertisement is not supported\n");
13962 return -EINVAL;
13963 }
13964
13965 if (edata->tx_lpi_timer > TG3_CPMU_DBTMR1_LNKIDLE_MAX) {
13966 netdev_warn(tp->dev,
13967 "Maximal Tx Lpi timer supported is %#x(u)\n",
13968 TG3_CPMU_DBTMR1_LNKIDLE_MAX);
13969 return -EINVAL;
13970 }
13971
13972 tp->eee = *edata;
13973
13974 tp->phy_flags |= TG3_PHYFLG_USER_CONFIGURED;
13975 tg3_warn_mgmt_link_flap(tp);
13976
13977 if (netif_running(tp->dev)) {
13978 tg3_full_lock(tp, 0);
13979 tg3_setup_eee(tp);
13980 tg3_phy_reset(tp);
13981 tg3_full_unlock(tp);
13982 }
13983
13984 return 0;
13985}
13986
13987static int tg3_get_eee(struct net_device *dev, struct ethtool_eee *edata)
13988{
13989 struct tg3 *tp = netdev_priv(dev);
13990
13991 if (!(tp->phy_flags & TG3_PHYFLG_EEE_CAP)) {
13992 netdev_warn(tp->dev,
13993 "Board does not support EEE!\n");
13994 return -EOPNOTSUPP;
13995 }
13996
13997 *edata = tp->eee;
13998 return 0;
13999}
14000
7282d491 14001static const struct ethtool_ops tg3_ethtool_ops = {
1da177e4
LT		 14002 .get_settings = tg3_get_settings,
14003 .set_settings = tg3_set_settings,
14004 .get_drvinfo = tg3_get_drvinfo,
14005 .get_regs_len = tg3_get_regs_len,
14006 .get_regs = tg3_get_regs,
14007 .get_wol = tg3_get_wol,
14008 .set_wol = tg3_set_wol,
14009 .get_msglevel = tg3_get_msglevel,
14010 .set_msglevel = tg3_set_msglevel,
14011 .nway_reset = tg3_nway_reset,
14012 .get_link = ethtool_op_get_link,
14013 .get_eeprom_len = tg3_get_eeprom_len,
14014 .get_eeprom = tg3_get_eeprom,
14015 .set_eeprom = tg3_set_eeprom,
14016 .get_ringparam = tg3_get_ringparam,
14017 .set_ringparam = tg3_set_ringparam,
14018 .get_pauseparam = tg3_get_pauseparam,
14019 .set_pauseparam = tg3_set_pauseparam,
4cafd3f5 14020 .self_test = tg3_self_test,
1da177e4 14021 .get_strings = tg3_get_strings,
81b8709c 14022 .set_phys_id = tg3_set_phys_id,
1da177e4 14023 .get_ethtool_stats = tg3_get_ethtool_stats,
15f9850d 14024 .get_coalesce = tg3_get_coalesce,
d244c892 14025 .set_coalesce = tg3_set_coalesce,
b9f2c044 14026 .get_sset_count = tg3_get_sset_count,
90415477
MC		 14027 .get_rxnfc = tg3_get_rxnfc,
14028 .get_rxfh_indir_size = tg3_get_rxfh_indir_size,
14029 .get_rxfh_indir = tg3_get_rxfh_indir,
14030 .set_rxfh_indir = tg3_set_rxfh_indir,
0968169c
MC		 14031 .get_channels = tg3_get_channels,
14032 .set_channels = tg3_set_channels,
7d41e49a 14033 .get_ts_info = tg3_get_ts_info,
1cbf9eb8
NS		 14034 .get_eee = tg3_get_eee,
14035 .set_eee = tg3_set_eee,
1da177e4
LT		 14036};
14037
b4017c53
DM		 14038static struct rtnl_link_stats64 *tg3_get_stats64(struct net_device *dev,
14039 struct rtnl_link_stats64 *stats)
14040{
14041 struct tg3 *tp = netdev_priv(dev);
14042
0f566b20
MC		 14043 spin_lock_bh(&tp->lock);
14044 if (!tp->hw_stats) {
14045 spin_unlock_bh(&tp->lock);
b4017c53 14046 return &tp->net_stats_prev;
0f566b20 14047 }
b4017c53 14048
b4017c53
DM		 14049 tg3_get_nstats(tp, stats);
14050 spin_unlock_bh(&tp->lock);
14051
14052 return stats;
14053}
14054
ccd5ba9d
MC		 14055static void tg3_set_rx_mode(struct net_device *dev)
14056{
14057 struct tg3 *tp = netdev_priv(dev);
14058
14059 if (!netif_running(dev))
14060 return;
14061
14062 tg3_full_lock(tp, 0);
14063 __tg3_set_rx_mode(dev);
14064 tg3_full_unlock(tp);
14065}
14066
faf1627a
MC		 14067static inline void tg3_set_mtu(struct net_device *dev, struct tg3 *tp,
14068 int new_mtu)
14069{
14070 dev->mtu = new_mtu;
14071
14072 if (new_mtu > ETH_DATA_LEN) {
14073 if (tg3_flag(tp, 5780_CLASS)) {
14074 netdev_update_features(dev);
14075 tg3_flag_clear(tp, TSO_CAPABLE);
14076 } else {
14077 tg3_flag_set(tp, JUMBO_RING_ENABLE);
14078 }
14079 } else {
14080 if (tg3_flag(tp, 5780_CLASS)) {
14081 tg3_flag_set(tp, TSO_CAPABLE);
14082 netdev_update_features(dev);
14083 }
14084 tg3_flag_clear(tp, JUMBO_RING_ENABLE);
14085 }
14086}
14087
14088static int tg3_change_mtu(struct net_device *dev, int new_mtu)
14089{
14090 struct tg3 *tp = netdev_priv(dev);
953c96e0
JP		 14091 int err;
14092 bool reset_phy = false;
faf1627a
MC		 14093
14094 if (new_mtu < TG3_MIN_MTU || new_mtu > TG3_MAX_MTU(tp))
14095 return -EINVAL;
14096
14097 if (!netif_running(dev)) {
14098 /* We'll just catch it later when the
14099 * device is up'd.
14100 */
14101 tg3_set_mtu(dev, tp, new_mtu);
14102 return 0;
14103 }
14104
14105 tg3_phy_stop(tp);
14106
14107 tg3_netif_stop(tp);
14108
c6993dfd
NS		 14109 tg3_set_mtu(dev, tp, new_mtu);
14110
faf1627a
MC		 14111 tg3_full_lock(tp, 1);
14112
14113 tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
14114
2fae5e36
MC		 14115 /* Reset PHY, otherwise the read DMA engine will be in a mode that
14116 * breaks all requests to 256 bytes.
14117 */
4153577a 14118 if (tg3_asic_rev(tp) == ASIC_REV_57766)
953c96e0 14119 reset_phy = true;
2fae5e36
MC		 14120
14121 err = tg3_restart_hw(tp, reset_phy);
faf1627a
MC		 14122
14123 if (!err)
14124 tg3_netif_start(tp);
14125
14126 tg3_full_unlock(tp);
14127
14128 if (!err)
14129 tg3_phy_start(tp);
14130
14131 return err;
14132}
14133
14134static const struct net_device_ops tg3_netdev_ops = {
14135 .ndo_open = tg3_open,
14136 .ndo_stop = tg3_close,
14137 .ndo_start_xmit = tg3_start_xmit,
14138 .ndo_get_stats64 = tg3_get_stats64,
14139 .ndo_validate_addr = eth_validate_addr,
14140 .ndo_set_rx_mode = tg3_set_rx_mode,
14141 .ndo_set_mac_address = tg3_set_mac_addr,
14142 .ndo_do_ioctl = tg3_ioctl,
14143 .ndo_tx_timeout = tg3_tx_timeout,
14144 .ndo_change_mtu = tg3_change_mtu,
14145 .ndo_fix_features = tg3_fix_features,
14146 .ndo_set_features = tg3_set_features,
14147#ifdef CONFIG_NET_POLL_CONTROLLER
14148 .ndo_poll_controller = tg3_poll_controller,
14149#endif
14150};
14151
229b1ad1 14152static void tg3_get_eeprom_size(struct tg3 *tp)
1da177e4 14153{
1b27777a 14154 u32 cursize, val, magic;
1da177e4
LT		 14155
14156 tp->nvram_size = EEPROM_CHIP_SIZE;
14157
e4f34110 14158 if (tg3_nvram_read(tp, 0, &magic) != 0)
1da177e4
LT		 14159 return;
14160
b16250e3
MC		 14161 if ((magic != TG3_EEPROM_MAGIC) &&
14162 ((magic & TG3_EEPROM_MAGIC_FW_MSK) != TG3_EEPROM_MAGIC_FW) &&
14163 ((magic & TG3_EEPROM_MAGIC_HW_MSK) != TG3_EEPROM_MAGIC_HW))
1da177e4
LT		 14164 return;
14165
14166 /*
14167 * Size the chip by reading offsets at increasing powers of two.
14168 * When we encounter our validation signature, we know the addressing
14169 * has wrapped around, and thus have our chip size.
14170 */
1b27777a 14171 cursize = 0x10;
1da177e4
LT		 14172
14173 while (cursize < tp->nvram_size) {
e4f34110 14174 if (tg3_nvram_read(tp, cursize, &val) != 0)
1da177e4
LT		 14175 return;
14176
1820180b 14177 if (val == magic)
1da177e4
LT		 14178 break;
14179
14180 cursize <<= 1;
14181 }
14182
14183 tp->nvram_size = cursize;
14184}
6aa20a22 14185
229b1ad1 14186static void tg3_get_nvram_size(struct tg3 *tp)
1da177e4
LT		 14187{
14188 u32 val;
14189
63c3a66f 14190 if (tg3_flag(tp, NO_NVRAM) || tg3_nvram_read(tp, 0, &val) != 0)
1b27777a
MC		 14191 return;
14192
14193 /* Selfboot format */
1820180b 14194 if (val != TG3_EEPROM_MAGIC) {
1b27777a
MC		 14195 tg3_get_eeprom_size(tp);
14196 return;
14197 }
14198
6d348f2c 14199 if (tg3_nvram_read(tp, 0xf0, &val) == 0) {
1da177e4 14200 if (val != 0) {
6d348f2c
MC		 14201 /* This is confusing. We want to operate on the
14202 * 16-bit value at offset 0xf2. The tg3_nvram_read()
14203 * call will read from NVRAM and byteswap the data
14204 * according to the byteswapping settings for all
14205 * other register accesses. This ensures the data we
14206 * want will always reside in the lower 16-bits.
14207 * However, the data in NVRAM is in LE format, which
14208 * means the data from the NVRAM read will always be
14209 * opposite the endianness of the CPU. The 16-bit
14210 * byteswap then brings the data to CPU endianness.
14211 */
14212 tp->nvram_size = swab16((u16)(val & 0x0000ffff)) * 1024;
1da177e4
LT		 14213 return;
14214 }
14215 }
fd1122a2 14216 tp->nvram_size = TG3_NVRAM_SIZE_512KB;
1da177e4
LT		 14217}
14218
229b1ad1 14219static void tg3_get_nvram_info(struct tg3 *tp)
1da177e4
LT		 14220{
14221 u32 nvcfg1;
14222
14223 nvcfg1 = tr32(NVRAM_CFG1);
14224 if (nvcfg1 & NVRAM_CFG1_FLASHIF_ENAB) {
63c3a66f 14225 tg3_flag_set(tp, FLASH);
8590a603 14226 } else {
1da177e4
LT		 14227 nvcfg1 &= ~NVRAM_CFG1_COMPAT_BYPASS;
14228 tw32(NVRAM_CFG1, nvcfg1);
14229 }
14230
4153577a 14231 if (tg3_asic_rev(tp) == ASIC_REV_5750 ||
63c3a66f 14232 tg3_flag(tp, 5780_CLASS)) {
1da177e4 14233 switch (nvcfg1 & NVRAM_CFG1_VENDOR_MASK) {
8590a603
MC		 14234 case FLASH_VENDOR_ATMEL_FLASH_BUFFERED:
14235 tp->nvram_jedecnum = JEDEC_ATMEL;
14236 tp->nvram_pagesize = ATMEL_AT45DB0X1B_PAGE_SIZE;
63c3a66f 14237 tg3_flag_set(tp, NVRAM_BUFFERED);
8590a603
MC		 14238 break;
14239 case FLASH_VENDOR_ATMEL_FLASH_UNBUFFERED:
14240 tp->nvram_jedecnum = JEDEC_ATMEL;
14241 tp->nvram_pagesize = ATMEL_AT25F512_PAGE_SIZE;
14242 break;
14243 case FLASH_VENDOR_ATMEL_EEPROM:
14244 tp->nvram_jedecnum = JEDEC_ATMEL;
14245 tp->nvram_pagesize = ATMEL_AT24C512_CHIP_SIZE;
63c3a66f 14246 tg3_flag_set(tp, NVRAM_BUFFERED);
8590a603
MC		 14247 break;
14248 case FLASH_VENDOR_ST:
14249 tp->nvram_jedecnum = JEDEC_ST;
14250 tp->nvram_pagesize = ST_M45PEX0_PAGE_SIZE;
63c3a66f 14251 tg3_flag_set(tp, NVRAM_BUFFERED);
8590a603
MC		 14252 break;
14253 case FLASH_VENDOR_SAIFUN:
14254 tp->nvram_jedecnum = JEDEC_SAIFUN;
14255 tp->nvram_pagesize = SAIFUN_SA25F0XX_PAGE_SIZE;
14256 break;
14257 case FLASH_VENDOR_SST_SMALL:
14258 case FLASH_VENDOR_SST_LARGE:
14259 tp->nvram_jedecnum = JEDEC_SST;
14260 tp->nvram_pagesize = SST_25VF0X0_PAGE_SIZE;
14261 break;
1da177e4 14262 }
8590a603 14263 } else {
1da177e4
LT		 14264 tp->nvram_jedecnum = JEDEC_ATMEL;
14265 tp->nvram_pagesize = ATMEL_AT45DB0X1B_PAGE_SIZE;
63c3a66f 14266 tg3_flag_set(tp, NVRAM_BUFFERED);
1da177e4
LT		 14267 }
14268}
14269
229b1ad1 14270static void tg3_nvram_get_pagesize(struct tg3 *tp, u32 nvmcfg1)
a1b950d5
MC		 14271{
14272 switch (nvmcfg1 & NVRAM_CFG1_5752PAGE_SIZE_MASK) {
14273 case FLASH_5752PAGE_SIZE_256:
14274 tp->nvram_pagesize = 256;
14275 break;
14276 case FLASH_5752PAGE_SIZE_512:
14277 tp->nvram_pagesize = 512;
14278 break;
14279 case FLASH_5752PAGE_SIZE_1K:
14280 tp->nvram_pagesize = 1024;
14281 break;
14282 case FLASH_5752PAGE_SIZE_2K:
14283 tp->nvram_pagesize = 2048;
14284 break;
14285 case FLASH_5752PAGE_SIZE_4K:
14286 tp->nvram_pagesize = 4096;
14287 break;
14288 case FLASH_5752PAGE_SIZE_264:
14289 tp->nvram_pagesize = 264;
14290 break;
14291 case FLASH_5752PAGE_SIZE_528:
14292 tp->nvram_pagesize = 528;
14293 break;
14294 }
14295}
14296
229b1ad1 14297static void tg3_get_5752_nvram_info(struct tg3 *tp)
361b4ac2
MC		 14298{
14299 u32 nvcfg1;
14300
14301 nvcfg1 = tr32(NVRAM_CFG1);
14302
e6af301b
MC		 14303 /* NVRAM protection for TPM */
14304 if (nvcfg1 & (1 << 27))
63c3a66f 14305 tg3_flag_set(tp, PROTECTED_NVRAM);
e6af301b 14306
361b4ac2 14307 switch (nvcfg1 & NVRAM_CFG1_5752VENDOR_MASK) {
8590a603
MC		 14308 case FLASH_5752VENDOR_ATMEL_EEPROM_64KHZ:
14309 case FLASH_5752VENDOR_ATMEL_EEPROM_376KHZ:
14310 tp->nvram_jedecnum = JEDEC_ATMEL;
63c3a66f 14311 tg3_flag_set(tp, NVRAM_BUFFERED);
8590a603
MC		 14312 break;
14313 case FLASH_5752VENDOR_ATMEL_FLASH_BUFFERED:
14314 tp->nvram_jedecnum = JEDEC_ATMEL;
63c3a66f
JP		 14315 tg3_flag_set(tp, NVRAM_BUFFERED);
14316 tg3_flag_set(tp, FLASH);
8590a603
MC		 14317 break;
14318 case FLASH_5752VENDOR_ST_M45PE10:
14319 case FLASH_5752VENDOR_ST_M45PE20:
14320 case FLASH_5752VENDOR_ST_M45PE40:
14321 tp->nvram_jedecnum = JEDEC_ST;
63c3a66f
JP		 14322 tg3_flag_set(tp, NVRAM_BUFFERED);
14323 tg3_flag_set(tp, FLASH);
8590a603 14324 break;
361b4ac2
MC		 14325 }
14326
63c3a66f 14327 if (tg3_flag(tp, FLASH)) {
a1b950d5 14328 tg3_nvram_get_pagesize(tp, nvcfg1);
8590a603 14329 } else {
361b4ac2
MC		 14330 /* For eeprom, set pagesize to maximum eeprom size */
14331 tp->nvram_pagesize = ATMEL_AT24C512_CHIP_SIZE;
14332
14333 nvcfg1 &= ~NVRAM_CFG1_COMPAT_BYPASS;
14334 tw32(NVRAM_CFG1, nvcfg1);
14335 }
14336}
14337
229b1ad1 14338static void tg3_get_5755_nvram_info(struct tg3 *tp)
d3c7b886 14339{
989a9d23 14340 u32 nvcfg1, protect = 0;
d3c7b886
MC		 14341
14342 nvcfg1 = tr32(NVRAM_CFG1);
14343
14344 /* NVRAM protection for TPM */
989a9d23 14345 if (nvcfg1 & (1 << 27)) {
63c3a66f 14346 tg3_flag_set(tp, PROTECTED_NVRAM);
989a9d23
MC		 14347 protect = 1;
14348 }
d3c7b886 14349
989a9d23
MC		 14350 nvcfg1 &= NVRAM_CFG1_5752VENDOR_MASK;
14351 switch (nvcfg1) {
8590a603
MC		 14352 case FLASH_5755VENDOR_ATMEL_FLASH_1:
14353 case FLASH_5755VENDOR_ATMEL_FLASH_2:
14354 case FLASH_5755VENDOR_ATMEL_FLASH_3:
14355 case FLASH_5755VENDOR_ATMEL_FLASH_5:
14356 tp->nvram_jedecnum = JEDEC_ATMEL;
63c3a66f
JP		 14357 tg3_flag_set(tp, NVRAM_BUFFERED);
14358 tg3_flag_set(tp, FLASH);
8590a603
MC		 14359 tp->nvram_pagesize = 264;
14360 if (nvcfg1 == FLASH_5755VENDOR_ATMEL_FLASH_1 ||
14361 nvcfg1 == FLASH_5755VENDOR_ATMEL_FLASH_5)
14362 tp->nvram_size = (protect ? 0x3e200 :
14363 TG3_NVRAM_SIZE_512KB);
14364 else if (nvcfg1 == FLASH_5755VENDOR_ATMEL_FLASH_2)
14365 tp->nvram_size = (protect ? 0x1f200 :
14366 TG3_NVRAM_SIZE_256KB);
14367 else
14368 tp->nvram_size = (protect ? 0x1f200 :
14369 TG3_NVRAM_SIZE_128KB);
14370 break;
14371 case FLASH_5752VENDOR_ST_M45PE10:
14372 case FLASH_5752VENDOR_ST_M45PE20:
14373 case FLASH_5752VENDOR_ST_M45PE40:
14374 tp->nvram_jedecnum = JEDEC_ST;
63c3a66f
JP		 14375 tg3_flag_set(tp, NVRAM_BUFFERED);
14376 tg3_flag_set(tp, FLASH);
8590a603
MC		 14377 tp->nvram_pagesize = 256;
14378 if (nvcfg1 == FLASH_5752VENDOR_ST_M45PE10)
14379 tp->nvram_size = (protect ?
14380 TG3_NVRAM_SIZE_64KB :
14381 TG3_NVRAM_SIZE_128KB);
14382 else if (nvcfg1 == FLASH_5752VENDOR_ST_M45PE20)
14383 tp->nvram_size = (protect ?
14384 TG3_NVRAM_SIZE_64KB :
14385 TG3_NVRAM_SIZE_256KB);
14386 else
14387 tp->nvram_size = (protect ?
14388 TG3_NVRAM_SIZE_128KB :
14389 TG3_NVRAM_SIZE_512KB);
14390 break;
d3c7b886
MC		 14391 }
14392}
14393
229b1ad1 14394static void tg3_get_5787_nvram_info(struct tg3 *tp)
1b27777a
MC		 14395{
14396 u32 nvcfg1;
14397
14398 nvcfg1 = tr32(NVRAM_CFG1);
14399
14400 switch (nvcfg1 & NVRAM_CFG1_5752VENDOR_MASK) {
8590a603
MC		 14401 case FLASH_5787VENDOR_ATMEL_EEPROM_64KHZ:
14402 case FLASH_5787VENDOR_ATMEL_EEPROM_376KHZ:
14403 case FLASH_5787VENDOR_MICRO_EEPROM_64KHZ:
14404 case FLASH_5787VENDOR_MICRO_EEPROM_376KHZ:
14405 tp->nvram_jedecnum = JEDEC_ATMEL;
63c3a66f 14406 tg3_flag_set(tp, NVRAM_BUFFERED);
8590a603 14407 tp->nvram_pagesize = ATMEL_AT24C512_CHIP_SIZE;
1b27777a 14408
8590a603
MC		 14409 nvcfg1 &= ~NVRAM_CFG1_COMPAT_BYPASS;
14410 tw32(NVRAM_CFG1, nvcfg1);
14411 break;
14412 case FLASH_5752VENDOR_ATMEL_FLASH_BUFFERED:
14413 case FLASH_5755VENDOR_ATMEL_FLASH_1:
14414 case FLASH_5755VENDOR_ATMEL_FLASH_2:
14415 case FLASH_5755VENDOR_ATMEL_FLASH_3:
14416 tp->nvram_jedecnum = JEDEC_ATMEL;
63c3a66f
JP		 14417 tg3_flag_set(tp, NVRAM_BUFFERED);
14418 tg3_flag_set(tp, FLASH);
8590a603
MC		 14419 tp->nvram_pagesize = 264;
14420 break;
14421 case FLASH_5752VENDOR_ST_M45PE10:
14422 case FLASH_5752VENDOR_ST_M45PE20:
14423 case FLASH_5752VENDOR_ST_M45PE40:
14424 tp->nvram_jedecnum = JEDEC_ST;
63c3a66f
JP		 14425 tg3_flag_set(tp, NVRAM_BUFFERED);
14426 tg3_flag_set(tp, FLASH);
8590a603
MC		 14427 tp->nvram_pagesize = 256;
14428 break;
1b27777a
MC		 14429 }
14430}
14431
229b1ad1 14432static void tg3_get_5761_nvram_info(struct tg3 *tp)
6b91fa02
MC		 14433{
14434 u32 nvcfg1, protect = 0;
14435
14436 nvcfg1 = tr32(NVRAM_CFG1);
14437
14438 /* NVRAM protection for TPM */
14439 if (nvcfg1 & (1 << 27)) {
63c3a66f 14440 tg3_flag_set(tp, PROTECTED_NVRAM);
6b91fa02
MC		 14441 protect = 1;
14442 }
14443
14444 nvcfg1 &= NVRAM_CFG1_5752VENDOR_MASK;
14445 switch (nvcfg1) {
8590a603
MC		 14446 case FLASH_5761VENDOR_ATMEL_ADB021D:
14447 case FLASH_5761VENDOR_ATMEL_ADB041D:
14448 case FLASH_5761VENDOR_ATMEL_ADB081D:
14449 case FLASH_5761VENDOR_ATMEL_ADB161D:
14450 case FLASH_5761VENDOR_ATMEL_MDB021D:
14451 case FLASH_5761VENDOR_ATMEL_MDB041D:
14452 case FLASH_5761VENDOR_ATMEL_MDB081D:
14453 case FLASH_5761VENDOR_ATMEL_MDB161D:
14454 tp->nvram_jedecnum = JEDEC_ATMEL;
63c3a66f
JP		 14455 tg3_flag_set(tp, NVRAM_BUFFERED);
14456 tg3_flag_set(tp, FLASH);
14457 tg3_flag_set(tp, NO_NVRAM_ADDR_TRANS);
8590a603
MC		 14458 tp->nvram_pagesize = 256;
14459 break;
14460 case FLASH_5761VENDOR_ST_A_M45PE20:
14461 case FLASH_5761VENDOR_ST_A_M45PE40:
14462 case FLASH_5761VENDOR_ST_A_M45PE80:
14463 case FLASH_5761VENDOR_ST_A_M45PE16:
14464 case FLASH_5761VENDOR_ST_M_M45PE20:
14465 case FLASH_5761VENDOR_ST_M_M45PE40:
14466 case FLASH_5761VENDOR_ST_M_M45PE80:
14467 case FLASH_5761VENDOR_ST_M_M45PE16:
14468 tp->nvram_jedecnum = JEDEC_ST;
63c3a66f
JP		 14469 tg3_flag_set(tp, NVRAM_BUFFERED);
14470 tg3_flag_set(tp, FLASH);
8590a603
MC		 14471 tp->nvram_pagesize = 256;
14472 break;
6b91fa02
MC		 14473 }
14474
14475 if (protect) {
14476 tp->nvram_size = tr32(NVRAM_ADDR_LOCKOUT);
14477 } else {
14478 switch (nvcfg1) {
8590a603
MC		 14479 case FLASH_5761VENDOR_ATMEL_ADB161D:
14480 case FLASH_5761VENDOR_ATMEL_MDB161D:
14481 case FLASH_5761VENDOR_ST_A_M45PE16:
14482 case FLASH_5761VENDOR_ST_M_M45PE16:
14483 tp->nvram_size = TG3_NVRAM_SIZE_2MB;
14484 break;
14485 case FLASH_5761VENDOR_ATMEL_ADB081D:
14486 case FLASH_5761VENDOR_ATMEL_MDB081D:
14487 case FLASH_5761VENDOR_ST_A_M45PE80:
14488 case FLASH_5761VENDOR_ST_M_M45PE80:
14489 tp->nvram_size = TG3_NVRAM_SIZE_1MB;
14490 break;
14491 case FLASH_5761VENDOR_ATMEL_ADB041D:
14492 case FLASH_5761VENDOR_ATMEL_MDB041D:
14493 case FLASH_5761VENDOR_ST_A_M45PE40:
14494 case FLASH_5761VENDOR_ST_M_M45PE40:
14495 tp->nvram_size = TG3_NVRAM_SIZE_512KB;
14496 break;
14497 case FLASH_5761VENDOR_ATMEL_ADB021D:
14498 case FLASH_5761VENDOR_ATMEL_MDB021D:
14499 case FLASH_5761VENDOR_ST_A_M45PE20:
14500 case FLASH_5761VENDOR_ST_M_M45PE20:
14501 tp->nvram_size = TG3_NVRAM_SIZE_256KB;
14502 break;
6b91fa02
MC		 14503 }
14504 }
14505}
14506
229b1ad1 14507static void tg3_get_5906_nvram_info(struct tg3 *tp)
b5d3772c
MC		 14508{
14509 tp->nvram_jedecnum = JEDEC_ATMEL;
63c3a66f 14510 tg3_flag_set(tp, NVRAM_BUFFERED);
b5d3772c
MC		 14511 tp->nvram_pagesize = ATMEL_AT24C512_CHIP_SIZE;
14512}
14513
229b1ad1 14514static void tg3_get_57780_nvram_info(struct tg3 *tp)
321d32a0
MC		 14515{
14516 u32 nvcfg1;
14517
14518 nvcfg1 = tr32(NVRAM_CFG1);
14519
14520 switch (nvcfg1 & NVRAM_CFG1_5752VENDOR_MASK) {
14521 case FLASH_5787VENDOR_ATMEL_EEPROM_376KHZ:
14522 case FLASH_5787VENDOR_MICRO_EEPROM_376KHZ:
14523 tp->nvram_jedecnum = JEDEC_ATMEL;
63c3a66f 14524 tg3_flag_set(tp, NVRAM_BUFFERED);
321d32a0
MC		 14525 tp->nvram_pagesize = ATMEL_AT24C512_CHIP_SIZE;
14526
14527 nvcfg1 &= ~NVRAM_CFG1_COMPAT_BYPASS;
14528 tw32(NVRAM_CFG1, nvcfg1);
14529 return;
14530 case FLASH_5752VENDOR_ATMEL_FLASH_BUFFERED:
14531 case FLASH_57780VENDOR_ATMEL_AT45DB011D:
14532 case FLASH_57780VENDOR_ATMEL_AT45DB011B:
14533 case FLASH_57780VENDOR_ATMEL_AT45DB021D:
14534 case FLASH_57780VENDOR_ATMEL_AT45DB021B:
14535 case FLASH_57780VENDOR_ATMEL_AT45DB041D:
14536 case FLASH_57780VENDOR_ATMEL_AT45DB041B:
14537 tp->nvram_jedecnum = JEDEC_ATMEL;
63c3a66f
JP		 14538 tg3_flag_set(tp, NVRAM_BUFFERED);
14539 tg3_flag_set(tp, FLASH);
321d32a0
MC		 14540
14541 switch (nvcfg1 & NVRAM_CFG1_5752VENDOR_MASK) {
14542 case FLASH_5752VENDOR_ATMEL_FLASH_BUFFERED:
14543 case FLASH_57780VENDOR_ATMEL_AT45DB011D:
14544 case FLASH_57780VENDOR_ATMEL_AT45DB011B:
14545 tp->nvram_size = TG3_NVRAM_SIZE_128KB;
14546 break;
14547 case FLASH_57780VENDOR_ATMEL_AT45DB021D:
14548 case FLASH_57780VENDOR_ATMEL_AT45DB021B:
14549 tp->nvram_size = TG3_NVRAM_SIZE_256KB;
14550 break;
14551 case FLASH_57780VENDOR_ATMEL_AT45DB041D:
14552 case FLASH_57780VENDOR_ATMEL_AT45DB041B:
14553 tp->nvram_size = TG3_NVRAM_SIZE_512KB;
14554 break;
14555 }
14556 break;
14557 case FLASH_5752VENDOR_ST_M45PE10:
14558 case FLASH_5752VENDOR_ST_M45PE20:
14559 case FLASH_5752VENDOR_ST_M45PE40:
14560 tp->nvram_jedecnum = JEDEC_ST;
63c3a66f
JP		 14561 tg3_flag_set(tp, NVRAM_BUFFERED);
14562 tg3_flag_set(tp, FLASH);
321d32a0
MC		 14563
14564 switch (nvcfg1 & NVRAM_CFG1_5752VENDOR_MASK) {
14565 case FLASH_5752VENDOR_ST_M45PE10:
14566 tp->nvram_size = TG3_NVRAM_SIZE_128KB;
14567 break;
14568 case FLASH_5752VENDOR_ST_M45PE20:
14569 tp->nvram_size = TG3_NVRAM_SIZE_256KB;
14570 break;
14571 case FLASH_5752VENDOR_ST_M45PE40:
14572 tp->nvram_size = TG3_NVRAM_SIZE_512KB;
14573 break;
14574 }
14575 break;
14576 default:
63c3a66f 14577 tg3_flag_set(tp, NO_NVRAM);
321d32a0
MC		 14578 return;
14579 }
14580
a1b950d5
MC		 14581 tg3_nvram_get_pagesize(tp, nvcfg1);
14582 if (tp->nvram_pagesize != 264 && tp->nvram_pagesize != 528)
63c3a66f 14583 tg3_flag_set(tp, NO_NVRAM_ADDR_TRANS);
a1b950d5
MC		 14584}
14585
14586
229b1ad1 14587static void tg3_get_5717_nvram_info(struct tg3 *tp)
a1b950d5
MC		 14588{
14589 u32 nvcfg1;
14590
14591 nvcfg1 = tr32(NVRAM_CFG1);
14592
14593 switch (nvcfg1 & NVRAM_CFG1_5752VENDOR_MASK) {
14594 case FLASH_5717VENDOR_ATMEL_EEPROM:
14595 case FLASH_5717VENDOR_MICRO_EEPROM:
14596 tp->nvram_jedecnum = JEDEC_ATMEL;
63c3a66f 14597 tg3_flag_set(tp, NVRAM_BUFFERED);
a1b950d5
MC		 14598 tp->nvram_pagesize = ATMEL_AT24C512_CHIP_SIZE;
14599
14600 nvcfg1 &= ~NVRAM_CFG1_COMPAT_BYPASS;
14601 tw32(NVRAM_CFG1, nvcfg1);
14602 return;
14603 case FLASH_5717VENDOR_ATMEL_MDB011D:
14604 case FLASH_5717VENDOR_ATMEL_ADB011B:
14605 case FLASH_5717VENDOR_ATMEL_ADB011D:
14606 case FLASH_5717VENDOR_ATMEL_MDB021D:
14607 case FLASH_5717VENDOR_ATMEL_ADB021B:
14608 case FLASH_5717VENDOR_ATMEL_ADB021D:
14609 case FLASH_5717VENDOR_ATMEL_45USPT:
14610 tp->nvram_jedecnum = JEDEC_ATMEL;
63c3a66f
JP		 14611 tg3_flag_set(tp, NVRAM_BUFFERED);
14612 tg3_flag_set(tp, FLASH);
a1b950d5
MC		 14613
14614 switch (nvcfg1 & NVRAM_CFG1_5752VENDOR_MASK) {
14615 case FLASH_5717VENDOR_ATMEL_MDB021D:
66ee33bf
MC		 14616 /* Detect size with tg3_nvram_get_size() */
14617 break;
a1b950d5
MC		 14618 case FLASH_5717VENDOR_ATMEL_ADB021B:
14619 case FLASH_5717VENDOR_ATMEL_ADB021D:
14620 tp->nvram_size = TG3_NVRAM_SIZE_256KB;
14621 break;
14622 default:
14623 tp->nvram_size = TG3_NVRAM_SIZE_128KB;
14624 break;
14625 }
321d32a0 14626 break;
a1b950d5
MC		 14627 case FLASH_5717VENDOR_ST_M_M25PE10:
14628 case FLASH_5717VENDOR_ST_A_M25PE10:
14629 case FLASH_5717VENDOR_ST_M_M45PE10:
14630 case FLASH_5717VENDOR_ST_A_M45PE10:
14631 case FLASH_5717VENDOR_ST_M_M25PE20:
14632 case FLASH_5717VENDOR_ST_A_M25PE20:
14633 case FLASH_5717VENDOR_ST_M_M45PE20:
14634 case FLASH_5717VENDOR_ST_A_M45PE20:
14635 case FLASH_5717VENDOR_ST_25USPT:
14636 case FLASH_5717VENDOR_ST_45USPT:
14637 tp->nvram_jedecnum = JEDEC_ST;
63c3a66f
JP		 14638 tg3_flag_set(tp, NVRAM_BUFFERED);
14639 tg3_flag_set(tp, FLASH);
a1b950d5
MC		 14640
14641 switch (nvcfg1 & NVRAM_CFG1_5752VENDOR_MASK) {
14642 case FLASH_5717VENDOR_ST_M_M25PE20:
a1b950d5 14643 case FLASH_5717VENDOR_ST_M_M45PE20:
66ee33bf
MC		 14644 /* Detect size with tg3_nvram_get_size() */
14645 break;
14646 case FLASH_5717VENDOR_ST_A_M25PE20:
a1b950d5
MC		 14647 case FLASH_5717VENDOR_ST_A_M45PE20:
14648 tp->nvram_size = TG3_NVRAM_SIZE_256KB;
14649 break;
14650 default:
14651 tp->nvram_size = TG3_NVRAM_SIZE_128KB;
14652 break;
14653 }
321d32a0 14654 break;
a1b950d5 14655 default:
63c3a66f 14656 tg3_flag_set(tp, NO_NVRAM);
a1b950d5 14657 return;
321d32a0 14658 }
a1b950d5
MC		 14659
14660 tg3_nvram_get_pagesize(tp, nvcfg1);
14661 if (tp->nvram_pagesize != 264 && tp->nvram_pagesize != 528)
63c3a66f 14662 tg3_flag_set(tp, NO_NVRAM_ADDR_TRANS);
321d32a0
MC		 14663}
14664
229b1ad1 14665static void tg3_get_5720_nvram_info(struct tg3 *tp)
9b91b5f1
MC		 14666{
14667 u32 nvcfg1, nvmpinstrp;
14668
14669 nvcfg1 = tr32(NVRAM_CFG1);
14670 nvmpinstrp = nvcfg1 & NVRAM_CFG1_5752VENDOR_MASK;
14671
4153577a 14672 if (tg3_asic_rev(tp) == ASIC_REV_5762) {
c86a8560
MC		 14673 if (!(nvcfg1 & NVRAM_CFG1_5762VENDOR_MASK)) {
14674 tg3_flag_set(tp, NO_NVRAM);
14675 return;
14676 }
14677
14678 switch (nvmpinstrp) {
14679 case FLASH_5762_EEPROM_HD:
14680 nvmpinstrp = FLASH_5720_EEPROM_HD;
17e1a42f 14681 break;
c86a8560
MC		 14682 case FLASH_5762_EEPROM_LD:
14683 nvmpinstrp = FLASH_5720_EEPROM_LD;
17e1a42f 14684 break;
f6334bb8
MC		 14685 case FLASH_5720VENDOR_M_ST_M45PE20:
14686 /* This pinstrap supports multiple sizes, so force it
14687 * to read the actual size from location 0xf0.
14688 */
14689 nvmpinstrp = FLASH_5720VENDOR_ST_45USPT;
14690 break;
c86a8560
MC		 14691 }
14692 }
14693
9b91b5f1
MC		 14694 switch (nvmpinstrp) {
14695 case FLASH_5720_EEPROM_HD:
14696 case FLASH_5720_EEPROM_LD:
14697 tp->nvram_jedecnum = JEDEC_ATMEL;
63c3a66f 14698 tg3_flag_set(tp, NVRAM_BUFFERED);
9b91b5f1
MC		 14699
14700 nvcfg1 &= ~NVRAM_CFG1_COMPAT_BYPASS;
14701 tw32(NVRAM_CFG1, nvcfg1);
14702 if (nvmpinstrp == FLASH_5720_EEPROM_HD)
14703 tp->nvram_pagesize = ATMEL_AT24C512_CHIP_SIZE;
14704 else
14705 tp->nvram_pagesize = ATMEL_AT24C02_CHIP_SIZE;
14706 return;
14707 case FLASH_5720VENDOR_M_ATMEL_DB011D:
14708 case FLASH_5720VENDOR_A_ATMEL_DB011B:
14709 case FLASH_5720VENDOR_A_ATMEL_DB011D:
14710 case FLASH_5720VENDOR_M_ATMEL_DB021D:
14711 case FLASH_5720VENDOR_A_ATMEL_DB021B:
14712 case FLASH_5720VENDOR_A_ATMEL_DB021D:
14713 case FLASH_5720VENDOR_M_ATMEL_DB041D:
14714 case FLASH_5720VENDOR_A_ATMEL_DB041B:
14715 case FLASH_5720VENDOR_A_ATMEL_DB041D:
14716 case FLASH_5720VENDOR_M_ATMEL_DB081D:
14717 case FLASH_5720VENDOR_A_ATMEL_DB081D:
14718 case FLASH_5720VENDOR_ATMEL_45USPT:
14719 tp->nvram_jedecnum = JEDEC_ATMEL;
63c3a66f
JP		 14720 tg3_flag_set(tp, NVRAM_BUFFERED);
14721 tg3_flag_set(tp, FLASH);
9b91b5f1
MC		 14722
14723 switch (nvmpinstrp) {
14724 case FLASH_5720VENDOR_M_ATMEL_DB021D:
14725 case FLASH_5720VENDOR_A_ATMEL_DB021B:
14726 case FLASH_5720VENDOR_A_ATMEL_DB021D:
14727 tp->nvram_size = TG3_NVRAM_SIZE_256KB;
14728 break;
14729 case FLASH_5720VENDOR_M_ATMEL_DB041D:
14730 case FLASH_5720VENDOR_A_ATMEL_DB041B:
14731 case FLASH_5720VENDOR_A_ATMEL_DB041D:
14732 tp->nvram_size = TG3_NVRAM_SIZE_512KB;
14733 break;
14734 case FLASH_5720VENDOR_M_ATMEL_DB081D:
14735 case FLASH_5720VENDOR_A_ATMEL_DB081D:
14736 tp->nvram_size = TG3_NVRAM_SIZE_1MB;
14737 break;
14738 default:
4153577a 14739 if (tg3_asic_rev(tp) != ASIC_REV_5762)
c5d0b72e 14740 tp->nvram_size = TG3_NVRAM_SIZE_128KB;
9b91b5f1
MC		 14741 break;
14742 }
14743 break;
14744 case FLASH_5720VENDOR_M_ST_M25PE10:
14745 case FLASH_5720VENDOR_M_ST_M45PE10:
14746 case FLASH_5720VENDOR_A_ST_M25PE10:
14747 case FLASH_5720VENDOR_A_ST_M45PE10:
14748 case FLASH_5720VENDOR_M_ST_M25PE20:
14749 case FLASH_5720VENDOR_M_ST_M45PE20:
14750 case FLASH_5720VENDOR_A_ST_M25PE20:
14751 case FLASH_5720VENDOR_A_ST_M45PE20:
14752 case FLASH_5720VENDOR_M_ST_M25PE40:
14753 case FLASH_5720VENDOR_M_ST_M45PE40:
14754 case FLASH_5720VENDOR_A_ST_M25PE40:
14755 case FLASH_5720VENDOR_A_ST_M45PE40:
14756 case FLASH_5720VENDOR_M_ST_M25PE80:
14757 case FLASH_5720VENDOR_M_ST_M45PE80:
14758 case FLASH_5720VENDOR_A_ST_M25PE80:
14759 case FLASH_5720VENDOR_A_ST_M45PE80:
14760 case FLASH_5720VENDOR_ST_25USPT:
14761 case FLASH_5720VENDOR_ST_45USPT:
14762 tp->nvram_jedecnum = JEDEC_ST;
63c3a66f
JP		 14763 tg3_flag_set(tp, NVRAM_BUFFERED);
14764 tg3_flag_set(tp, FLASH);
9b91b5f1
MC		 14765
14766 switch (nvmpinstrp) {
14767 case FLASH_5720VENDOR_M_ST_M25PE20:
14768 case FLASH_5720VENDOR_M_ST_M45PE20:
14769 case FLASH_5720VENDOR_A_ST_M25PE20:
14770 case FLASH_5720VENDOR_A_ST_M45PE20:
14771 tp->nvram_size = TG3_NVRAM_SIZE_256KB;
14772 break;
14773 case FLASH_5720VENDOR_M_ST_M25PE40:
14774 case FLASH_5720VENDOR_M_ST_M45PE40:
14775 case FLASH_5720VENDOR_A_ST_M25PE40:
14776 case FLASH_5720VENDOR_A_ST_M45PE40:
14777 tp->nvram_size = TG3_NVRAM_SIZE_512KB;
14778 break;
14779 case FLASH_5720VENDOR_M_ST_M25PE80:
14780 case FLASH_5720VENDOR_M_ST_M45PE80:
14781 case FLASH_5720VENDOR_A_ST_M25PE80:
14782 case FLASH_5720VENDOR_A_ST_M45PE80:
14783 tp->nvram_size = TG3_NVRAM_SIZE_1MB;
14784 break;
14785 default:
4153577a 14786 if (tg3_asic_rev(tp) != ASIC_REV_5762)
c5d0b72e 14787 tp->nvram_size = TG3_NVRAM_SIZE_128KB;
9b91b5f1
MC		 14788 break;
14789 }
14790 break;
14791 default:
63c3a66f 14792 tg3_flag_set(tp, NO_NVRAM);
9b91b5f1
MC		 14793 return;
14794 }
14795
14796 tg3_nvram_get_pagesize(tp, nvcfg1);
14797 if (tp->nvram_pagesize != 264 && tp->nvram_pagesize != 528)
63c3a66f 14798 tg3_flag_set(tp, NO_NVRAM_ADDR_TRANS);
c86a8560 14799
4153577a 14800 if (tg3_asic_rev(tp) == ASIC_REV_5762) {
c86a8560
MC		 14801 u32 val;
14802
14803 if (tg3_nvram_read(tp, 0, &val))
14804 return;
14805
14806 if (val != TG3_EEPROM_MAGIC &&
14807 (val & TG3_EEPROM_MAGIC_FW_MSK) != TG3_EEPROM_MAGIC_FW)
14808 tg3_flag_set(tp, NO_NVRAM);
14809 }
9b91b5f1
MC		 14810}
14811
1da177e4 14812/* Chips other than 5700/5701 use the NVRAM for fetching info. */
229b1ad1 14813static void tg3_nvram_init(struct tg3 *tp)
1da177e4 14814{
7e6c63f0
HM		 14815 if (tg3_flag(tp, IS_SSB_CORE)) {
14816 /* No NVRAM and EEPROM on the SSB Broadcom GigE core. */
14817 tg3_flag_clear(tp, NVRAM);
14818 tg3_flag_clear(tp, NVRAM_BUFFERED);
14819 tg3_flag_set(tp, NO_NVRAM);
14820 return;
14821 }
14822
1da177e4
LT		 14823 tw32_f(GRC_EEPROM_ADDR,
14824 (EEPROM_ADDR_FSM_RESET |
14825 (EEPROM_DEFAULT_CLOCK_PERIOD <<
14826 EEPROM_ADDR_CLKPERD_SHIFT)));
14827
9d57f01c 14828 msleep(1);
1da177e4
LT		 14829
14830 /* Enable seeprom accesses. */
14831 tw32_f(GRC_LOCAL_CTRL,
14832 tr32(GRC_LOCAL_CTRL) | GRC_LCLCTRL_AUTO_SEEPROM);
14833 udelay(100);
14834
4153577a
JP		 14835 if (tg3_asic_rev(tp) != ASIC_REV_5700 &&
14836 tg3_asic_rev(tp) != ASIC_REV_5701) {
63c3a66f 14837 tg3_flag_set(tp, NVRAM);
1da177e4 14838
ec41c7df 14839 if (tg3_nvram_lock(tp)) {
5129c3a3
MC		 14840 netdev_warn(tp->dev,
14841 "Cannot get nvram lock, %s failed\n",
05dbe005 14842 __func__);
ec41c7df
MC		 14843 return;
14844 }
e6af301b 14845 tg3_enable_nvram_access(tp);
1da177e4 14846
989a9d23
MC		 14847 tp->nvram_size = 0;
14848
4153577a 14849 if (tg3_asic_rev(tp) == ASIC_REV_5752)
361b4ac2 14850 tg3_get_5752_nvram_info(tp);
4153577a 14851 else if (tg3_asic_rev(tp) == ASIC_REV_5755)
d3c7b886 14852 tg3_get_5755_nvram_info(tp);
4153577a
JP		 14853 else if (tg3_asic_rev(tp) == ASIC_REV_5787 ||
14854 tg3_asic_rev(tp) == ASIC_REV_5784 ||
14855 tg3_asic_rev(tp) == ASIC_REV_5785)
1b27777a 14856 tg3_get_5787_nvram_info(tp);
4153577a 14857 else if (tg3_asic_rev(tp) == ASIC_REV_5761)
6b91fa02 14858 tg3_get_5761_nvram_info(tp);
4153577a 14859 else if (tg3_asic_rev(tp) == ASIC_REV_5906)
b5d3772c 14860 tg3_get_5906_nvram_info(tp);
4153577a 14861 else if (tg3_asic_rev(tp) == ASIC_REV_57780 ||
55086ad9 14862 tg3_flag(tp, 57765_CLASS))
321d32a0 14863 tg3_get_57780_nvram_info(tp);
4153577a
JP		 14864 else if (tg3_asic_rev(tp) == ASIC_REV_5717 ||
14865 tg3_asic_rev(tp) == ASIC_REV_5719)
a1b950d5 14866 tg3_get_5717_nvram_info(tp);
4153577a
JP		 14867 else if (tg3_asic_rev(tp) == ASIC_REV_5720 ||
14868 tg3_asic_rev(tp) == ASIC_REV_5762)
9b91b5f1 14869 tg3_get_5720_nvram_info(tp);
361b4ac2
MC		 14870 else
14871 tg3_get_nvram_info(tp);
14872
989a9d23
MC		 14873 if (tp->nvram_size == 0)
14874 tg3_get_nvram_size(tp);
1da177e4 14875
e6af301b 14876 tg3_disable_nvram_access(tp);
381291b7 14877 tg3_nvram_unlock(tp);
1da177e4
LT		 14878
14879 } else {
63c3a66f
JP		 14880 tg3_flag_clear(tp, NVRAM);
14881 tg3_flag_clear(tp, NVRAM_BUFFERED);
1da177e4
LT		 14882
14883 tg3_get_eeprom_size(tp);
14884 }
14885}
14886
1da177e4
LT		 14887struct subsys_tbl_ent {
14888 u16 subsys_vendor, subsys_devid;
14889 u32 phy_id;
14890};
14891
229b1ad1 14892static struct subsys_tbl_ent subsys_id_to_phy_id[] = {
1da177e4 14893 /* Broadcom boards. */
24daf2b0 14894 { TG3PCI_SUBVENDOR_ID_BROADCOM,
79eb6904 14895 TG3PCI_SUBDEVICE_ID_BROADCOM_95700A6, TG3_PHY_ID_BCM5401 },
24daf2b0 14896 { TG3PCI_SUBVENDOR_ID_BROADCOM,
79eb6904 14897 TG3PCI_SUBDEVICE_ID_BROADCOM_95701A5, TG3_PHY_ID_BCM5701 },
24daf2b0 14898 { TG3PCI_SUBVENDOR_ID_BROADCOM,
79eb6904 14899 TG3PCI_SUBDEVICE_ID_BROADCOM_95700T6, TG3_PHY_ID_BCM8002 },
24daf2b0
MC		 14900 { TG3PCI_SUBVENDOR_ID_BROADCOM,
14901 TG3PCI_SUBDEVICE_ID_BROADCOM_95700A9, 0 },
14902 { TG3PCI_SUBVENDOR_ID_BROADCOM,
79eb6904 14903 TG3PCI_SUBDEVICE_ID_BROADCOM_95701T1, TG3_PHY_ID_BCM5701 },
24daf2b0 14904 { TG3PCI_SUBVENDOR_ID_BROADCOM,
79eb6904 14905 TG3PCI_SUBDEVICE_ID_BROADCOM_95701T8, TG3_PHY_ID_BCM5701 },
24daf2b0
MC		 14906 { TG3PCI_SUBVENDOR_ID_BROADCOM,
14907 TG3PCI_SUBDEVICE_ID_BROADCOM_95701A7, 0 },
14908 { TG3PCI_SUBVENDOR_ID_BROADCOM,
79eb6904 14909 TG3PCI_SUBDEVICE_ID_BROADCOM_95701A10, TG3_PHY_ID_BCM5701 },
24daf2b0 14910 { TG3PCI_SUBVENDOR_ID_BROADCOM,
79eb6904 14911 TG3PCI_SUBDEVICE_ID_BROADCOM_95701A12, TG3_PHY_ID_BCM5701 },
24daf2b0 14912 { TG3PCI_SUBVENDOR_ID_BROADCOM,
79eb6904 14913 TG3PCI_SUBDEVICE_ID_BROADCOM_95703AX1, TG3_PHY_ID_BCM5703 },
24daf2b0 14914 { TG3PCI_SUBVENDOR_ID_BROADCOM,
79eb6904 14915 TG3PCI_SUBDEVICE_ID_BROADCOM_95703AX2, TG3_PHY_ID_BCM5703 },
1da177e4
LT		 14916
14917 /* 3com boards. */
24daf2b0 14918 { TG3PCI_SUBVENDOR_ID_3COM,
79eb6904 14919 TG3PCI_SUBDEVICE_ID_3COM_3C996T, TG3_PHY_ID_BCM5401 },
24daf2b0 14920 { TG3PCI_SUBVENDOR_ID_3COM,
79eb6904 14921 TG3PCI_SUBDEVICE_ID_3COM_3C996BT, TG3_PHY_ID_BCM5701 },
24daf2b0
MC		 14922 { TG3PCI_SUBVENDOR_ID_3COM,
14923 TG3PCI_SUBDEVICE_ID_3COM_3C996SX, 0 },
14924 { TG3PCI_SUBVENDOR_ID_3COM,
79eb6904 14925 TG3PCI_SUBDEVICE_ID_3COM_3C1000T, TG3_PHY_ID_BCM5701 },
24daf2b0 14926 { TG3PCI_SUBVENDOR_ID_3COM,
79eb6904 14927 TG3PCI_SUBDEVICE_ID_3COM_3C940BR01, TG3_PHY_ID_BCM5701 },
1da177e4
LT		 14928
14929 /* DELL boards. */
24daf2b0 14930 { TG3PCI_SUBVENDOR_ID_DELL,
79eb6904 14931 TG3PCI_SUBDEVICE_ID_DELL_VIPER, TG3_PHY_ID_BCM5401 },
24daf2b0 14932 { TG3PCI_SUBVENDOR_ID_DELL,
79eb6904 14933 TG3PCI_SUBDEVICE_ID_DELL_JAGUAR, TG3_PHY_ID_BCM5401 },
24daf2b0 14934 { TG3PCI_SUBVENDOR_ID_DELL,
79eb6904 14935 TG3PCI_SUBDEVICE_ID_DELL_MERLOT, TG3_PHY_ID_BCM5411 },
24daf2b0 14936 { TG3PCI_SUBVENDOR_ID_DELL,
79eb6904 14937 TG3PCI_SUBDEVICE_ID_DELL_SLIM_MERLOT, TG3_PHY_ID_BCM5411 },
1da177e4
LT		 14938
14939 /* Compaq boards. */
24daf2b0 14940 { TG3PCI_SUBVENDOR_ID_COMPAQ,
79eb6904 14941 TG3PCI_SUBDEVICE_ID_COMPAQ_BANSHEE, TG3_PHY_ID_BCM5701 },
24daf2b0 14942 { TG3PCI_SUBVENDOR_ID_COMPAQ,
79eb6904 14943 TG3PCI_SUBDEVICE_ID_COMPAQ_BANSHEE_2, TG3_PHY_ID_BCM5701 },
24daf2b0
MC		 14944 { TG3PCI_SUBVENDOR_ID_COMPAQ,
14945 TG3PCI_SUBDEVICE_ID_COMPAQ_CHANGELING, 0 },
14946 { TG3PCI_SUBVENDOR_ID_COMPAQ,
79eb6904 14947 TG3PCI_SUBDEVICE_ID_COMPAQ_NC7780, TG3_PHY_ID_BCM5701 },
24daf2b0 14948 { TG3PCI_SUBVENDOR_ID_COMPAQ,
79eb6904 14949 TG3PCI_SUBDEVICE_ID_COMPAQ_NC7780_2, TG3_PHY_ID_BCM5701 },
1da177e4
LT		 14950
14951 /* IBM boards. */
24daf2b0
MC		 14952 { TG3PCI_SUBVENDOR_ID_IBM,
14953 TG3PCI_SUBDEVICE_ID_IBM_5703SAX2, 0 }
1da177e4
LT		 14954};
14955
229b1ad1 14956static struct subsys_tbl_ent *tg3_lookup_by_subsys(struct tg3 *tp)
1da177e4
LT		 14957{
14958 int i;
14959
14960 for (i = 0; i < ARRAY_SIZE(subsys_id_to_phy_id); i++) {
14961 if ((subsys_id_to_phy_id[i].subsys_vendor ==
14962 tp->pdev->subsystem_vendor) &&
14963 (subsys_id_to_phy_id[i].subsys_devid ==
14964 tp->pdev->subsystem_device))
14965 return &subsys_id_to_phy_id[i];
14966 }
14967 return NULL;
14968}
14969
229b1ad1 14970static void tg3_get_eeprom_hw_cfg(struct tg3 *tp)
1da177e4 14971{
1da177e4 14972 u32 val;
f49639e6 14973
79eb6904 14974 tp->phy_id = TG3_PHY_ID_INVALID;
7d0c41ef
MC		 14975 tp->led_ctrl = LED_CTRL_MODE_PHY_1;
14976
a85feb8c 14977 /* Assume an onboard device and WOL capable by default. */
63c3a66f
JP		 14978 tg3_flag_set(tp, EEPROM_WRITE_PROT);
14979 tg3_flag_set(tp, WOL_CAP);
72b845e0 14980
4153577a 14981 if (tg3_asic_rev(tp) == ASIC_REV_5906) {
9d26e213 14982 if (!(tr32(PCIE_TRANSACTION_CFG) & PCIE_TRANS_CFG_LOM)) {
63c3a66f
JP		 14983 tg3_flag_clear(tp, EEPROM_WRITE_PROT);
14984 tg3_flag_set(tp, IS_NIC);
9d26e213 14985 }
0527ba35
MC		 14986 val = tr32(VCPU_CFGSHDW);
14987 if (val & VCPU_CFGSHDW_ASPM_DBNC)
63c3a66f 14988 tg3_flag_set(tp, ASPM_WORKAROUND);
0527ba35 14989 if ((val & VCPU_CFGSHDW_WOL_ENABLE) &&
6fdbab9d 14990 (val & VCPU_CFGSHDW_WOL_MAGPKT)) {
63c3a66f 14991 tg3_flag_set(tp, WOL_ENABLE);
6fdbab9d
RW		 14992 device_set_wakeup_enable(&tp->pdev->dev, true);
14993 }
05ac4cb7 14994 goto done;
b5d3772c
MC		 14995 }
14996
1da177e4
LT		 14997 tg3_read_mem(tp, NIC_SRAM_DATA_SIG, &val);
14998 if (val == NIC_SRAM_DATA_SIG_MAGIC) {
14999 u32 nic_cfg, led_cfg;
7c786065
NS		 15000 u32 cfg2 = 0, cfg4 = 0, cfg5 = 0;
15001 u32 nic_phy_id, ver, eeprom_phy_id;
7d0c41ef 15002 int eeprom_phy_serdes = 0;
1da177e4
LT		 15003
15004 tg3_read_mem(tp, NIC_SRAM_DATA_CFG, &nic_cfg);
15005 tp->nic_sram_data_cfg = nic_cfg;
15006
15007 tg3_read_mem(tp, NIC_SRAM_DATA_VER, &ver);
15008 ver >>= NIC_SRAM_DATA_VER_SHIFT;
4153577a
JP		 15009 if (tg3_asic_rev(tp) != ASIC_REV_5700 &&
15010 tg3_asic_rev(tp) != ASIC_REV_5701 &&
15011 tg3_asic_rev(tp) != ASIC_REV_5703 &&
1da177e4
LT		 15012 (ver > 0) && (ver < 0x100))
15013 tg3_read_mem(tp, NIC_SRAM_DATA_CFG_2, &cfg2);
15014
4153577a 15015 if (tg3_asic_rev(tp) == ASIC_REV_5785)
a9daf367
MC		 15016 tg3_read_mem(tp, NIC_SRAM_DATA_CFG_4, &cfg4);
15017
7c786065
NS		 15018 if (tg3_asic_rev(tp) == ASIC_REV_5717 ||
15019 tg3_asic_rev(tp) == ASIC_REV_5719 ||
15020 tg3_asic_rev(tp) == ASIC_REV_5720)
15021 tg3_read_mem(tp, NIC_SRAM_DATA_CFG_5, &cfg5);
15022
1da177e4
LT		 15023 if ((nic_cfg & NIC_SRAM_DATA_CFG_PHY_TYPE_MASK) ==
15024 NIC_SRAM_DATA_CFG_PHY_TYPE_FIBER)
15025 eeprom_phy_serdes = 1;
15026
15027 tg3_read_mem(tp, NIC_SRAM_DATA_PHY_ID, &nic_phy_id);
15028 if (nic_phy_id != 0) {
15029 u32 id1 = nic_phy_id & NIC_SRAM_DATA_PHY_ID1_MASK;
15030 u32 id2 = nic_phy_id & NIC_SRAM_DATA_PHY_ID2_MASK;
15031
15032 eeprom_phy_id = (id1 >> 16) << 10;
15033 eeprom_phy_id |= (id2 & 0xfc00) << 16;
15034 eeprom_phy_id |= (id2 & 0x03ff) << 0;
15035 } else
15036 eeprom_phy_id = 0;
15037
7d0c41ef 15038 tp->phy_id = eeprom_phy_id;
747e8f8b 15039 if (eeprom_phy_serdes) {
63c3a66f 15040 if (!tg3_flag(tp, 5705_PLUS))
f07e9af3 15041 tp->phy_flags |= TG3_PHYFLG_PHY_SERDES;
a50d0796 15042 else
f07e9af3 15043 tp->phy_flags |= TG3_PHYFLG_MII_SERDES;
747e8f8b 15044 }
7d0c41ef 15045
63c3a66f 15046 if (tg3_flag(tp, 5750_PLUS))
1da177e4
LT		 15047 led_cfg = cfg2 & (NIC_SRAM_DATA_CFG_LED_MODE_MASK |
15048 SHASTA_EXT_LED_MODE_MASK);
cbf46853 15049 else
1da177e4
LT		 15050 led_cfg = nic_cfg & NIC_SRAM_DATA_CFG_LED_MODE_MASK;
15051
15052 switch (led_cfg) {
15053 default:
15054 case NIC_SRAM_DATA_CFG_LED_MODE_PHY_1:
15055 tp->led_ctrl = LED_CTRL_MODE_PHY_1;
15056 break;
15057
15058 case NIC_SRAM_DATA_CFG_LED_MODE_PHY_2:
15059 tp->led_ctrl = LED_CTRL_MODE_PHY_2;
15060 break;
15061
15062 case NIC_SRAM_DATA_CFG_LED_MODE_MAC:
15063 tp->led_ctrl = LED_CTRL_MODE_MAC;
9ba27794
MC		 15064
15065 /* Default to PHY_1_MODE if 0 (MAC_MODE) is
15066 * read on some older 5700/5701 bootcode.
15067 */
4153577a
JP		 15068 if (tg3_asic_rev(tp) == ASIC_REV_5700 ||
15069 tg3_asic_rev(tp) == ASIC_REV_5701)
9ba27794
MC		 15070 tp->led_ctrl = LED_CTRL_MODE_PHY_1;
15071
1da177e4
LT		 15072 break;
15073
15074 case SHASTA_EXT_LED_SHARED:
15075 tp->led_ctrl = LED_CTRL_MODE_SHARED;
4153577a
JP		 15076 if (tg3_chip_rev_id(tp) != CHIPREV_ID_5750_A0 &&
15077 tg3_chip_rev_id(tp) != CHIPREV_ID_5750_A1)
1da177e4
LT		 15078 tp->led_ctrl |= (LED_CTRL_MODE_PHY_1 |
15079 LED_CTRL_MODE_PHY_2);
89f67978
NS		 15080
15081 if (tg3_flag(tp, 5717_PLUS) ||
15082 tg3_asic_rev(tp) == ASIC_REV_5762)
15083 tp->led_ctrl |= LED_CTRL_BLINK_RATE_OVERRIDE |
15084 LED_CTRL_BLINK_RATE_MASK;
15085
1da177e4
LT		 15086 break;
15087
15088 case SHASTA_EXT_LED_MAC:
15089 tp->led_ctrl = LED_CTRL_MODE_SHASTA_MAC;
15090 break;
15091
15092 case SHASTA_EXT_LED_COMBO:
15093 tp->led_ctrl = LED_CTRL_MODE_COMBO;
4153577a 15094 if (tg3_chip_rev_id(tp) != CHIPREV_ID_5750_A0)
1da177e4
LT		 15095 tp->led_ctrl |= (LED_CTRL_MODE_PHY_1 |
15096 LED_CTRL_MODE_PHY_2);
15097 break;
15098
855e1111 15099 }
1da177e4 15100
4153577a
JP		 15101 if ((tg3_asic_rev(tp) == ASIC_REV_5700 ||
15102 tg3_asic_rev(tp) == ASIC_REV_5701) &&
1da177e4
LT		 15103 tp->pdev->subsystem_vendor == PCI_VENDOR_ID_DELL)
15104 tp->led_ctrl = LED_CTRL_MODE_PHY_2;
15105
4153577a 15106 if (tg3_chip_rev(tp) == CHIPREV_5784_AX)
b2a5c19c 15107 tp->led_ctrl = LED_CTRL_MODE_PHY_1;
5f60891b 15108
9d26e213 15109 if (nic_cfg & NIC_SRAM_DATA_CFG_EEPROM_WP) {
63c3a66f 15110 tg3_flag_set(tp, EEPROM_WRITE_PROT);
9d26e213
MC		 15111 if ((tp->pdev->subsystem_vendor ==
15112 PCI_VENDOR_ID_ARIMA) &&
15113 (tp->pdev->subsystem_device == 0x205a ||
15114 tp->pdev->subsystem_device == 0x2063))
63c3a66f 15115 tg3_flag_clear(tp, EEPROM_WRITE_PROT);
9d26e213 15116 } else {
63c3a66f
JP		 15117 tg3_flag_clear(tp, EEPROM_WRITE_PROT);
15118 tg3_flag_set(tp, IS_NIC);
9d26e213 15119 }
1da177e4
LT		 15120
15121 if (nic_cfg & NIC_SRAM_DATA_CFG_ASF_ENABLE) {
63c3a66f
JP		 15122 tg3_flag_set(tp, ENABLE_ASF);
15123 if (tg3_flag(tp, 5750_PLUS))
15124 tg3_flag_set(tp, ASF_NEW_HANDSHAKE);
1da177e4 15125 }
b2b98d4a
MC		 15126
15127 if ((nic_cfg & NIC_SRAM_DATA_CFG_APE_ENABLE) &&
63c3a66f
JP		 15128 tg3_flag(tp, 5750_PLUS))
15129 tg3_flag_set(tp, ENABLE_APE);
b2b98d4a 15130
f07e9af3 15131 if (tp->phy_flags & TG3_PHYFLG_ANY_SERDES &&
a85feb8c 15132 !(nic_cfg & NIC_SRAM_DATA_CFG_FIBER_WOL))
63c3a66f 15133 tg3_flag_clear(tp, WOL_CAP);
1da177e4 15134
63c3a66f 15135 if (tg3_flag(tp, WOL_CAP) &&
6fdbab9d 15136 (nic_cfg & NIC_SRAM_DATA_CFG_WOL_ENABLE)) {
63c3a66f 15137 tg3_flag_set(tp, WOL_ENABLE);
6fdbab9d
RW		 15138 device_set_wakeup_enable(&tp->pdev->dev, true);
15139 }
0527ba35 15140
1da177e4 15141 if (cfg2 & (1 << 17))
f07e9af3 15142 tp->phy_flags |= TG3_PHYFLG_CAPACITIVE_COUPLING;
1da177e4
LT		 15143
15144 /* serdes signal pre-emphasis in register 0x590 set by */
15145 /* bootcode if bit 18 is set */
15146 if (cfg2 & (1 << 18))
f07e9af3 15147 tp->phy_flags |= TG3_PHYFLG_SERDES_PREEMPHASIS;
8ed5d97e 15148
63c3a66f 15149 if ((tg3_flag(tp, 57765_PLUS) ||
4153577a
JP		 15150 (tg3_asic_rev(tp) == ASIC_REV_5784 &&
15151 tg3_chip_rev(tp) != CHIPREV_5784_AX)) &&
6833c043 15152 (cfg2 & NIC_SRAM_DATA_CFG_2_APD_EN))
f07e9af3 15153 tp->phy_flags |= TG3_PHYFLG_ENABLE_APD;
6833c043 15154
942d1af0 15155 if (tg3_flag(tp, PCI_EXPRESS)) {
8ed5d97e
MC		 15156 u32 cfg3;
15157
15158 tg3_read_mem(tp, NIC_SRAM_DATA_CFG_3, &cfg3);
942d1af0
NS		 15159 if (tg3_asic_rev(tp) != ASIC_REV_5785 &&
15160 !tg3_flag(tp, 57765_PLUS) &&
15161 (cfg3 & NIC_SRAM_ASPM_DEBOUNCE))
63c3a66f 15162 tg3_flag_set(tp, ASPM_WORKAROUND);
942d1af0
NS		 15163 if (cfg3 & NIC_SRAM_LNK_FLAP_AVOID)
15164 tp->phy_flags |= TG3_PHYFLG_KEEP_LINK_ON_PWRDN;
15165 if (cfg3 & NIC_SRAM_1G_ON_VAUX_OK)
15166 tp->phy_flags |= TG3_PHYFLG_1G_ON_VAUX_OK;
8ed5d97e 15167 }
a9daf367 15168
14417063 15169 if (cfg4 & NIC_SRAM_RGMII_INBAND_DISABLE)
63c3a66f 15170 tg3_flag_set(tp, RGMII_INBAND_DISABLE);
a9daf367 15171 if (cfg4 & NIC_SRAM_RGMII_EXT_IBND_RX_EN)
63c3a66f 15172 tg3_flag_set(tp, RGMII_EXT_IBND_RX_EN);
a9daf367 15173 if (cfg4 & NIC_SRAM_RGMII_EXT_IBND_TX_EN)
63c3a66f 15174 tg3_flag_set(tp, RGMII_EXT_IBND_TX_EN);
7c786065
NS		 15175
15176 if (cfg5 & NIC_SRAM_DISABLE_1G_HALF_ADV)
15177 tp->phy_flags |= TG3_PHYFLG_DISABLE_1G_HD_ADV;
1da177e4 15178 }
05ac4cb7 15179done:
63c3a66f 15180 if (tg3_flag(tp, WOL_CAP))
43067ed8 15181 device_set_wakeup_enable(&tp->pdev->dev,
63c3a66f 15182 tg3_flag(tp, WOL_ENABLE));
43067ed8
RW		 15183 else
15184 device_set_wakeup_capable(&tp->pdev->dev, false);
7d0c41ef
MC		 15185}
15186
c86a8560
MC		 15187static int tg3_ape_otp_read(struct tg3 *tp, u32 offset, u32 *val)
15188{
15189 int i, err;
15190 u32 val2, off = offset * 8;
15191
15192 err = tg3_nvram_lock(tp);
15193 if (err)
15194 return err;
15195
15196 tg3_ape_write32(tp, TG3_APE_OTP_ADDR, off | APE_OTP_ADDR_CPU_ENABLE);
15197 tg3_ape_write32(tp, TG3_APE_OTP_CTRL, APE_OTP_CTRL_PROG_EN |
15198 APE_OTP_CTRL_CMD_RD | APE_OTP_CTRL_START);
15199 tg3_ape_read32(tp, TG3_APE_OTP_CTRL);
15200 udelay(10);
15201
15202 for (i = 0; i < 100; i++) {
15203 val2 = tg3_ape_read32(tp, TG3_APE_OTP_STATUS);
15204 if (val2 & APE_OTP_STATUS_CMD_DONE) {
15205 *val = tg3_ape_read32(tp, TG3_APE_OTP_RD_DATA);
15206 break;
15207 }
15208 udelay(10);
15209 }
15210
15211 tg3_ape_write32(tp, TG3_APE_OTP_CTRL, 0);
15212
15213 tg3_nvram_unlock(tp);
15214 if (val2 & APE_OTP_STATUS_CMD_DONE)
15215 return 0;
15216
15217 return -EBUSY;
15218}
15219
229b1ad1 15220static int tg3_issue_otp_command(struct tg3 *tp, u32 cmd)
b2a5c19c
MC		 15221{
15222 int i;
15223 u32 val;
15224
15225 tw32(OTP_CTRL, cmd | OTP_CTRL_OTP_CMD_START);
15226 tw32(OTP_CTRL, cmd);
15227
15228 /* Wait for up to 1 ms for command to execute. */
15229 for (i = 0; i < 100; i++) {
15230 val = tr32(OTP_STATUS);
15231 if (val & OTP_STATUS_CMD_DONE)
15232 break;
15233 udelay(10);
15234 }
15235
15236 return (val & OTP_STATUS_CMD_DONE) ? 0 : -EBUSY;
15237}
15238
15239/* Read the gphy configuration from the OTP region of the chip. The gphy
15240 * configuration is a 32-bit value that straddles the alignment boundary.
15241 * We do two 32-bit reads and then shift and merge the results.
15242 */
229b1ad1 15243static u32 tg3_read_otp_phycfg(struct tg3 *tp)
b2a5c19c
MC		 15244{
15245 u32 bhalf_otp, thalf_otp;
15246
15247 tw32(OTP_MODE, OTP_MODE_OTP_THRU_GRC);
15248
15249 if (tg3_issue_otp_command(tp, OTP_CTRL_OTP_CMD_INIT))
15250 return 0;
15251
15252 tw32(OTP_ADDRESS, OTP_ADDRESS_MAGIC1);
15253
15254 if (tg3_issue_otp_command(tp, OTP_CTRL_OTP_CMD_READ))
15255 return 0;
15256
15257 thalf_otp = tr32(OTP_READ_DATA);
15258
15259 tw32(OTP_ADDRESS, OTP_ADDRESS_MAGIC2);
15260
15261 if (tg3_issue_otp_command(tp, OTP_CTRL_OTP_CMD_READ))
15262 return 0;
15263
15264 bhalf_otp = tr32(OTP_READ_DATA);
15265
15266 return ((thalf_otp & 0x0000ffff) << 16) | (bhalf_otp >> 16);
15267}
15268
229b1ad1 15269static void tg3_phy_init_link_config(struct tg3 *tp)
e256f8a3 15270{
202ff1c2 15271 u32 adv = ADVERTISED_Autoneg;
e256f8a3 15272
7c786065
NS		 15273 if (!(tp->phy_flags & TG3_PHYFLG_10_100_ONLY)) {
15274 if (!(tp->phy_flags & TG3_PHYFLG_DISABLE_1G_HD_ADV))
15275 adv |= ADVERTISED_1000baseT_Half;
15276 adv |= ADVERTISED_1000baseT_Full;
15277 }
e256f8a3
MC		 15278
15279 if (!(tp->phy_flags & TG3_PHYFLG_ANY_SERDES))
15280 adv |= ADVERTISED_100baseT_Half |
15281 ADVERTISED_100baseT_Full |
15282 ADVERTISED_10baseT_Half |
15283 ADVERTISED_10baseT_Full |
15284 ADVERTISED_TP;
15285 else
15286 adv |= ADVERTISED_FIBRE;
15287
15288 tp->link_config.advertising = adv;
e740522e
MC		 15289 tp->link_config.speed = SPEED_UNKNOWN;
15290 tp->link_config.duplex = DUPLEX_UNKNOWN;
e256f8a3 15291 tp->link_config.autoneg = AUTONEG_ENABLE;
e740522e
MC		 15292 tp->link_config.active_speed = SPEED_UNKNOWN;
15293 tp->link_config.active_duplex = DUPLEX_UNKNOWN;
34655ad6
MC		 15294
15295 tp->old_link = -1;
e256f8a3
MC		 15296}
15297
229b1ad1 15298static int tg3_phy_probe(struct tg3 *tp)
7d0c41ef
MC		 15299{
15300 u32 hw_phy_id_1, hw_phy_id_2;
15301 u32 hw_phy_id, hw_phy_id_masked;
15302 int err;
1da177e4 15303
e256f8a3 15304 /* flow control autonegotiation is default behavior */
63c3a66f 15305 tg3_flag_set(tp, PAUSE_AUTONEG);
e256f8a3
MC		 15306 tp->link_config.flowctrl = FLOW_CTRL_TX | FLOW_CTRL_RX;
15307
8151ad57
MC		 15308 if (tg3_flag(tp, ENABLE_APE)) {
15309 switch (tp->pci_fn) {
15310 case 0:
15311 tp->phy_ape_lock = TG3_APE_LOCK_PHY0;
15312 break;
15313 case 1:
15314 tp->phy_ape_lock = TG3_APE_LOCK_PHY1;
15315 break;
15316 case 2:
15317 tp->phy_ape_lock = TG3_APE_LOCK_PHY2;
15318 break;
15319 case 3:
15320 tp->phy_ape_lock = TG3_APE_LOCK_PHY3;
15321 break;
15322 }
15323 }
15324
942d1af0
NS		 15325 if (!tg3_flag(tp, ENABLE_ASF) &&
15326 !(tp->phy_flags & TG3_PHYFLG_ANY_SERDES) &&
15327 !(tp->phy_flags & TG3_PHYFLG_10_100_ONLY))
15328 tp->phy_flags &= ~(TG3_PHYFLG_1G_ON_VAUX_OK |
15329 TG3_PHYFLG_KEEP_LINK_ON_PWRDN);
15330
63c3a66f 15331 if (tg3_flag(tp, USE_PHYLIB))
b02fd9e3
MC		 15332 return tg3_phy_init(tp);
15333
1da177e4 15334 /* Reading the PHY ID register can conflict with ASF
877d0310 15335 * firmware access to the PHY hardware.
1da177e4
LT		 15336 */
15337 err = 0;
63c3a66f 15338 if (tg3_flag(tp, ENABLE_ASF) || tg3_flag(tp, ENABLE_APE)) {
79eb6904 15339 hw_phy_id = hw_phy_id_masked = TG3_PHY_ID_INVALID;
1da177e4
LT		 15340 } else {
15341 /* Now read the physical PHY_ID from the chip and verify
15342 * that it is sane. If it doesn't look good, we fall back
15343 * to either the hard-coded table based PHY_ID and failing
15344 * that the value found in the eeprom area.
15345 */
15346 err |= tg3_readphy(tp, MII_PHYSID1, &hw_phy_id_1);
15347 err |= tg3_readphy(tp, MII_PHYSID2, &hw_phy_id_2);
15348
15349 hw_phy_id = (hw_phy_id_1 & 0xffff) << 10;
15350 hw_phy_id |= (hw_phy_id_2 & 0xfc00) << 16;
15351 hw_phy_id |= (hw_phy_id_2 & 0x03ff) << 0;
15352
79eb6904 15353 hw_phy_id_masked = hw_phy_id & TG3_PHY_ID_MASK;
1da177e4
LT		 15354 }
15355
79eb6904 15356 if (!err && TG3_KNOWN_PHY_ID(hw_phy_id_masked)) {
1da177e4 15357 tp->phy_id = hw_phy_id;
79eb6904 15358 if (hw_phy_id_masked == TG3_PHY_ID_BCM8002)
f07e9af3 15359 tp->phy_flags |= TG3_PHYFLG_PHY_SERDES;
da6b2d01 15360 else
f07e9af3 15361 tp->phy_flags &= ~TG3_PHYFLG_PHY_SERDES;
1da177e4 15362 } else {
79eb6904 15363 if (tp->phy_id != TG3_PHY_ID_INVALID) {
7d0c41ef
MC		 15364 /* Do nothing, phy ID already set up in
15365 * tg3_get_eeprom_hw_cfg().
15366 */
1da177e4
LT		 15367 } else {
15368 struct subsys_tbl_ent *p;
15369
15370 /* No eeprom signature? Try the hardcoded
15371 * subsys device table.
15372 */
24daf2b0 15373 p = tg3_lookup_by_subsys(tp);
7e6c63f0
HM		 15374 if (p) {
15375 tp->phy_id = p->phy_id;
15376 } else if (!tg3_flag(tp, IS_SSB_CORE)) {
15377 /* For now we saw the IDs 0xbc050cd0,
15378 * 0xbc050f80 and 0xbc050c30 on devices
15379 * connected to an BCM4785 and there are
15380 * probably more. Just assume that the phy is
15381 * supported when it is connected to a SSB core
15382 * for now.
15383 */
1da177e4 15384 return -ENODEV;
7e6c63f0 15385 }
1da177e4 15386
1da177e4 15387 if (!tp->phy_id ||
79eb6904 15388 tp->phy_id == TG3_PHY_ID_BCM8002)
f07e9af3 15389 tp->phy_flags |= TG3_PHYFLG_PHY_SERDES;
1da177e4
LT		 15390 }
15391 }
15392
a6b68dab 15393 if (!(tp->phy_flags & TG3_PHYFLG_ANY_SERDES) &&
4153577a
JP		 15394 (tg3_asic_rev(tp) == ASIC_REV_5719 ||
15395 tg3_asic_rev(tp) == ASIC_REV_5720 ||
c4dab506 15396 tg3_asic_rev(tp) == ASIC_REV_57766 ||
4153577a
JP		 15397 tg3_asic_rev(tp) == ASIC_REV_5762 ||
15398 (tg3_asic_rev(tp) == ASIC_REV_5717 &&
15399 tg3_chip_rev_id(tp) != CHIPREV_ID_5717_A0) ||
15400 (tg3_asic_rev(tp) == ASIC_REV_57765 &&
9e2ecbeb 15401 tg3_chip_rev_id(tp) != CHIPREV_ID_57765_A0))) {
52b02d04
MC		 15402 tp->phy_flags |= TG3_PHYFLG_EEE_CAP;
15403
9e2ecbeb
NS		 15404 tp->eee.supported = SUPPORTED_100baseT_Full |
15405 SUPPORTED_1000baseT_Full;
15406 tp->eee.advertised = ADVERTISED_100baseT_Full |
15407 ADVERTISED_1000baseT_Full;
15408 tp->eee.eee_enabled = 1;
15409 tp->eee.tx_lpi_enabled = 1;
15410 tp->eee.tx_lpi_timer = TG3_CPMU_DBTMR1_LNKIDLE_2047US;
15411 }
15412
e256f8a3
MC		 15413 tg3_phy_init_link_config(tp);
15414
942d1af0
NS		 15415 if (!(tp->phy_flags & TG3_PHYFLG_KEEP_LINK_ON_PWRDN) &&
15416 !(tp->phy_flags & TG3_PHYFLG_ANY_SERDES) &&
63c3a66f
JP		 15417 !tg3_flag(tp, ENABLE_APE) &&
15418 !tg3_flag(tp, ENABLE_ASF)) {
e2bf73e7 15419 u32 bmsr, dummy;
1da177e4
LT		 15420
15421 tg3_readphy(tp, MII_BMSR, &bmsr);
15422 if (!tg3_readphy(tp, MII_BMSR, &bmsr) &&
15423 (bmsr & BMSR_LSTATUS))
15424 goto skip_phy_reset;
6aa20a22 15425
1da177e4
LT		 15426 err = tg3_phy_reset(tp);
15427 if (err)
15428 return err;
15429
42b64a45 15430 tg3_phy_set_wirespeed(tp);
1da177e4 15431
e2bf73e7 15432 if (!tg3_phy_copper_an_config_ok(tp, &dummy)) {
42b64a45
MC		 15433 tg3_phy_autoneg_cfg(tp, tp->link_config.advertising,
15434 tp->link_config.flowctrl);
1da177e4
LT		 15435
15436 tg3_writephy(tp, MII_BMCR,
15437 BMCR_ANENABLE | BMCR_ANRESTART);
15438 }
1da177e4
LT		 15439 }
15440
15441skip_phy_reset:
79eb6904 15442 if ((tp->phy_id & TG3_PHY_ID_MASK) == TG3_PHY_ID_BCM5401) {
1da177e4
LT		 15443 err = tg3_init_5401phy_dsp(tp);
15444 if (err)
15445 return err;
1da177e4 15446
1da177e4
LT		 15447 err = tg3_init_5401phy_dsp(tp);
15448 }
15449
1da177e4
LT		 15450 return err;
15451}
15452
229b1ad1 15453static void tg3_read_vpd(struct tg3 *tp)
1da177e4 15454{
a4a8bb15 15455 u8 *vpd_data;
4181b2c8 15456 unsigned int block_end, rosize, len;
535a490e 15457 u32 vpdlen;
184b8904 15458 int j, i = 0;
a4a8bb15 15459
535a490e 15460 vpd_data = (u8 *)tg3_vpd_readblock(tp, &vpdlen);
a4a8bb15
MC		 15461 if (!vpd_data)
15462 goto out_no_vpd;
1da177e4 15463
535a490e 15464 i = pci_vpd_find_tag(vpd_data, 0, vpdlen, PCI_VPD_LRDT_RO_DATA);
4181b2c8
MC		 15465 if (i < 0)
15466 goto out_not_found;
1da177e4 15467
4181b2c8
MC		 15468 rosize = pci_vpd_lrdt_size(&vpd_data[i]);
15469 block_end = i + PCI_VPD_LRDT_TAG_SIZE + rosize;
15470 i += PCI_VPD_LRDT_TAG_SIZE;
1da177e4 15471
535a490e 15472 if (block_end > vpdlen)
4181b2c8 15473 goto out_not_found;
af2c6a4a 15474
184b8904
MC		 15475 j = pci_vpd_find_info_keyword(vpd_data, i, rosize,
15476 PCI_VPD_RO_KEYWORD_MFR_ID);
15477 if (j > 0) {
15478 len = pci_vpd_info_field_size(&vpd_data[j]);
15479
15480 j += PCI_VPD_INFO_FLD_HDR_SIZE;
15481 if (j + len > block_end || len != 4 ||
15482 memcmp(&vpd_data[j], "1028", 4))
15483 goto partno;
15484
15485 j = pci_vpd_find_info_keyword(vpd_data, i, rosize,
15486 PCI_VPD_RO_KEYWORD_VENDOR0);
15487 if (j < 0)
15488 goto partno;
15489
15490 len = pci_vpd_info_field_size(&vpd_data[j]);
15491
15492 j += PCI_VPD_INFO_FLD_HDR_SIZE;
15493 if (j + len > block_end)
15494 goto partno;
15495
715230a4
KC		 15496 if (len >= sizeof(tp->fw_ver))
15497 len = sizeof(tp->fw_ver) - 1;
15498 memset(tp->fw_ver, 0, sizeof(tp->fw_ver));
15499 snprintf(tp->fw_ver, sizeof(tp->fw_ver), "%.*s bc ", len,
15500 &vpd_data[j]);
184b8904
MC		 15501 }
15502
15503partno:
4181b2c8
MC		 15504 i = pci_vpd_find_info_keyword(vpd_data, i, rosize,
15505 PCI_VPD_RO_KEYWORD_PARTNO);
15506 if (i < 0)
15507 goto out_not_found;
af2c6a4a 15508
4181b2c8 15509 len = pci_vpd_info_field_size(&vpd_data[i]);
1da177e4 15510
4181b2c8
MC		 15511 i += PCI_VPD_INFO_FLD_HDR_SIZE;
15512 if (len > TG3_BPN_SIZE ||
535a490e 15513 (len + i) > vpdlen)
4181b2c8 15514 goto out_not_found;
1da177e4 15515
4181b2c8 15516 memcpy(tp->board_part_number, &vpd_data[i], len);
1da177e4 15517
1da177e4 15518out_not_found:
a4a8bb15 15519 kfree(vpd_data);
37a949c5 15520 if (tp->board_part_number[0])
a4a8bb15
MC		 15521 return;
15522
15523out_no_vpd:
4153577a 15524 if (tg3_asic_rev(tp) == ASIC_REV_5717) {
79d49695
MC		 15525 if (tp->pdev->device == TG3PCI_DEVICE_TIGON3_5717 ||
15526 tp->pdev->device == TG3PCI_DEVICE_TIGON3_5717_C)
37a949c5
MC		 15527 strcpy(tp->board_part_number, "BCM5717");
15528 else if (tp->pdev->device == TG3PCI_DEVICE_TIGON3_5718)
15529 strcpy(tp->board_part_number, "BCM5718");
15530 else
15531 goto nomatch;
4153577a 15532 } else if (tg3_asic_rev(tp) == ASIC_REV_57780) {
37a949c5
MC		 15533 if (tp->pdev->device == TG3PCI_DEVICE_TIGON3_57780)
15534 strcpy(tp->board_part_number, "BCM57780");
15535 else if (tp->pdev->device == TG3PCI_DEVICE_TIGON3_57760)
15536 strcpy(tp->board_part_number, "BCM57760");
15537 else if (tp->pdev->device == TG3PCI_DEVICE_TIGON3_57790)
15538 strcpy(tp->board_part_number, "BCM57790");
15539 else if (tp->pdev->device == TG3PCI_DEVICE_TIGON3_57788)
15540 strcpy(tp->board_part_number, "BCM57788");
15541 else
15542 goto nomatch;
4153577a 15543 } else if (tg3_asic_rev(tp) == ASIC_REV_57765) {
37a949c5
MC		 15544 if (tp->pdev->device == TG3PCI_DEVICE_TIGON3_57761)
15545 strcpy(tp->board_part_number, "BCM57761");
15546 else if (tp->pdev->device == TG3PCI_DEVICE_TIGON3_57765)
15547 strcpy(tp->board_part_number, "BCM57765");
15548 else if (tp->pdev->device == TG3PCI_DEVICE_TIGON3_57781)
15549 strcpy(tp->board_part_number, "BCM57781");
15550 else if (tp->pdev->device == TG3PCI_DEVICE_TIGON3_57785)
15551 strcpy(tp->board_part_number, "BCM57785");
15552 else if (tp->pdev->device == TG3PCI_DEVICE_TIGON3_57791)
15553 strcpy(tp->board_part_number, "BCM57791");
15554 else if (tp->pdev->device == TG3PCI_DEVICE_TIGON3_57795)
15555 strcpy(tp->board_part_number, "BCM57795");
15556 else
15557 goto nomatch;
4153577a 15558 } else if (tg3_asic_rev(tp) == ASIC_REV_57766) {
55086ad9
MC		 15559 if (tp->pdev->device == TG3PCI_DEVICE_TIGON3_57762)
15560 strcpy(tp->board_part_number, "BCM57762");
15561 else if (tp->pdev->device == TG3PCI_DEVICE_TIGON3_57766)
15562 strcpy(tp->board_part_number, "BCM57766");
15563 else if (tp->pdev->device == TG3PCI_DEVICE_TIGON3_57782)
15564 strcpy(tp->board_part_number, "BCM57782");
15565 else if (tp->pdev->device == TG3PCI_DEVICE_TIGON3_57786)
15566 strcpy(tp->board_part_number, "BCM57786");
15567 else
15568 goto nomatch;
4153577a 15569 } else if (tg3_asic_rev(tp) == ASIC_REV_5906) {
b5d3772c 15570 strcpy(tp->board_part_number, "BCM95906");
37a949c5
MC		 15571 } else {
15572nomatch:
b5d3772c 15573 strcpy(tp->board_part_number, "none");
37a949c5 15574 }
1da177e4
LT		 15575}
15576
229b1ad1 15577static int tg3_fw_img_is_valid(struct tg3 *tp, u32 offset)
9c8a620e
MC		 15578{
15579 u32 val;
15580
e4f34110 15581 if (tg3_nvram_read(tp, offset, &val) ||
9c8a620e 15582 (val & 0xfc000000) != 0x0c000000 ||
e4f34110 15583 tg3_nvram_read(tp, offset + 4, &val) ||
9c8a620e
MC		 15584 val != 0)
15585 return 0;
15586
15587 return 1;
15588}
15589
229b1ad1 15590static void tg3_read_bc_ver(struct tg3 *tp)
acd9c119 15591{
ff3a7cb2 15592 u32 val, offset, start, ver_offset;
75f9936e 15593 int i, dst_off;
ff3a7cb2 15594 bool newver = false;
acd9c119
MC		 15595
15596 if (tg3_nvram_read(tp, 0xc, &offset) ||
15597 tg3_nvram_read(tp, 0x4, &start))
15598 return;
15599
15600 offset = tg3_nvram_logical_addr(tp, offset);
15601
ff3a7cb2 15602 if (tg3_nvram_read(tp, offset, &val))
acd9c119
MC		 15603 return;
15604
ff3a7cb2
MC		 15605 if ((val & 0xfc000000) == 0x0c000000) {
15606 if (tg3_nvram_read(tp, offset + 4, &val))
acd9c119
MC		 15607 return;
15608
ff3a7cb2
MC		 15609 if (val == 0)
15610 newver = true;
15611 }
15612
75f9936e
MC		 15613 dst_off = strlen(tp->fw_ver);
15614
ff3a7cb2 15615 if (newver) {
75f9936e
MC		 15616 if (TG3_VER_SIZE - dst_off < 16 ||
15617 tg3_nvram_read(tp, offset + 8, &ver_offset))
ff3a7cb2
MC		 15618 return;
15619
15620 offset = offset + ver_offset - start;
15621 for (i = 0; i < 16; i += 4) {
15622 __be32 v;
15623 if (tg3_nvram_read_be32(tp, offset + i, &v))
15624 return;
15625
75f9936e 15626 memcpy(tp->fw_ver + dst_off + i, &v, sizeof(v));
ff3a7cb2
MC		 15627 }
15628 } else {
15629 u32 major, minor;
15630
15631 if (tg3_nvram_read(tp, TG3_NVM_PTREV_BCVER, &ver_offset))
15632 return;
15633
15634 major = (ver_offset & TG3_NVM_BCVER_MAJMSK) >>
15635 TG3_NVM_BCVER_MAJSFT;
15636 minor = ver_offset & TG3_NVM_BCVER_MINMSK;
75f9936e
MC		 15637 snprintf(&tp->fw_ver[dst_off], TG3_VER_SIZE - dst_off,
15638 "v%d.%02d", major, minor);
acd9c119
MC		 15639 }
15640}
15641
229b1ad1 15642static void tg3_read_hwsb_ver(struct tg3 *tp)
a6f6cb1c
MC		 15643{
15644 u32 val, major, minor;
15645
15646 /* Use native endian representation */
15647 if (tg3_nvram_read(tp, TG3_NVM_HWSB_CFG1, &val))
15648 return;
15649
15650 major = (val & TG3_NVM_HWSB_CFG1_MAJMSK) >>
15651 TG3_NVM_HWSB_CFG1_MAJSFT;
15652 minor = (val & TG3_NVM_HWSB_CFG1_MINMSK) >>
15653 TG3_NVM_HWSB_CFG1_MINSFT;
15654
15655 snprintf(&tp->fw_ver[0], 32, "sb v%d.%02d", major, minor);
15656}
15657
229b1ad1 15658static void tg3_read_sb_ver(struct tg3 *tp, u32 val)
dfe00d7d
MC		 15659{
15660 u32 offset, major, minor, build;
15661
75f9936e 15662 strncat(tp->fw_ver, "sb", TG3_VER_SIZE - strlen(tp->fw_ver) - 1);
dfe00d7d
MC		 15663
15664 if ((val & TG3_EEPROM_SB_FORMAT_MASK) != TG3_EEPROM_SB_FORMAT_1)
15665 return;
15666
15667 switch (val & TG3_EEPROM_SB_REVISION_MASK) {
15668 case TG3_EEPROM_SB_REVISION_0:
15669 offset = TG3_EEPROM_SB_F1R0_EDH_OFF;
15670 break;
15671 case TG3_EEPROM_SB_REVISION_2:
15672 offset = TG3_EEPROM_SB_F1R2_EDH_OFF;
15673 break;
15674 case TG3_EEPROM_SB_REVISION_3:
15675 offset = TG3_EEPROM_SB_F1R3_EDH_OFF;
15676 break;
a4153d40
MC		 15677 case TG3_EEPROM_SB_REVISION_4:
15678 offset = TG3_EEPROM_SB_F1R4_EDH_OFF;
15679 break;
15680 case TG3_EEPROM_SB_REVISION_5:
15681 offset = TG3_EEPROM_SB_F1R5_EDH_OFF;
15682 break;
bba226ac
MC		 15683 case TG3_EEPROM_SB_REVISION_6:
15684 offset = TG3_EEPROM_SB_F1R6_EDH_OFF;
15685 break;
dfe00d7d
MC		 15686 default:
15687 return;
15688 }
15689
e4f34110 15690 if (tg3_nvram_read(tp, offset, &val))
dfe00d7d
MC		 15691 return;
15692
15693 build = (val & TG3_EEPROM_SB_EDH_BLD_MASK) >>
15694 TG3_EEPROM_SB_EDH_BLD_SHFT;
15695 major = (val & TG3_EEPROM_SB_EDH_MAJ_MASK) >>
15696 TG3_EEPROM_SB_EDH_MAJ_SHFT;
15697 minor = val & TG3_EEPROM_SB_EDH_MIN_MASK;
15698
15699 if (minor > 99 || build > 26)
15700 return;
15701
75f9936e
MC		 15702 offset = strlen(tp->fw_ver);
15703 snprintf(&tp->fw_ver[offset], TG3_VER_SIZE - offset,
15704 " v%d.%02d", major, minor);
dfe00d7d
MC		 15705
15706 if (build > 0) {
75f9936e
MC		 15707 offset = strlen(tp->fw_ver);
15708 if (offset < TG3_VER_SIZE - 1)
15709 tp->fw_ver[offset] = 'a' + build - 1;
dfe00d7d
MC		 15710 }
15711}
15712
229b1ad1 15713static void tg3_read_mgmtfw_ver(struct tg3 *tp)
c4e6575c
MC		 15714{
15715 u32 val, offset, start;
acd9c119 15716 int i, vlen;
9c8a620e
MC		 15717
15718 for (offset = TG3_NVM_DIR_START;
15719 offset < TG3_NVM_DIR_END;
15720 offset += TG3_NVM_DIRENT_SIZE) {
e4f34110 15721 if (tg3_nvram_read(tp, offset, &val))
c4e6575c
MC		 15722 return;
15723
9c8a620e
MC		 15724 if ((val >> TG3_NVM_DIRTYPE_SHIFT) == TG3_NVM_DIRTYPE_ASFINI)
15725 break;
15726 }
15727
15728 if (offset == TG3_NVM_DIR_END)
15729 return;
15730
63c3a66f 15731 if (!tg3_flag(tp, 5705_PLUS))
9c8a620e 15732 start = 0x08000000;
e4f34110 15733 else if (tg3_nvram_read(tp, offset - 4, &start))
9c8a620e
MC		 15734 return;
15735
e4f34110 15736 if (tg3_nvram_read(tp, offset + 4, &offset) ||
9c8a620e 15737 !tg3_fw_img_is_valid(tp, offset) ||
e4f34110 15738 tg3_nvram_read(tp, offset + 8, &val))
9c8a620e
MC		 15739 return;
15740
15741 offset += val - start;
15742
acd9c119 15743 vlen = strlen(tp->fw_ver);
9c8a620e 15744
acd9c119
MC		 15745 tp->fw_ver[vlen++] = ',';
15746 tp->fw_ver[vlen++] = ' ';
9c8a620e
MC		 15747
15748 for (i = 0; i < 4; i++) {
a9dc529d
MC		 15749 __be32 v;
15750 if (tg3_nvram_read_be32(tp, offset, &v))
c4e6575c
MC		 15751 return;
15752
b9fc7dc5 15753 offset += sizeof(v);
c4e6575c 15754
acd9c119
MC		 15755 if (vlen > TG3_VER_SIZE - sizeof(v)) {
15756 memcpy(&tp->fw_ver[vlen], &v, TG3_VER_SIZE - vlen);
9c8a620e 15757 break;
c4e6575c 15758 }
9c8a620e 15759
acd9c119
MC		 15760 memcpy(&tp->fw_ver[vlen], &v, sizeof(v));
15761 vlen += sizeof(v);
c4e6575c 15762 }
acd9c119
MC		 15763}
15764
229b1ad1 15765static void tg3_probe_ncsi(struct tg3 *tp)
7fd76445 15766{
7fd76445 15767 u32 apedata;
7fd76445
MC		 15768
15769 apedata = tg3_ape_read32(tp, TG3_APE_SEG_SIG);
15770 if (apedata != APE_SEG_SIG_MAGIC)
15771 return;
15772
15773 apedata = tg3_ape_read32(tp, TG3_APE_FW_STATUS);
15774 if (!(apedata & APE_FW_STATUS_READY))
15775 return;
15776
165f4d1c
MC		 15777 if (tg3_ape_read32(tp, TG3_APE_FW_FEATURES) & TG3_APE_FW_FEATURE_NCSI)
15778 tg3_flag_set(tp, APE_HAS_NCSI);
15779}
15780
229b1ad1 15781static void tg3_read_dash_ver(struct tg3 *tp)
165f4d1c
MC		 15782{
15783 int vlen;
15784 u32 apedata;
15785 char *fwtype;
15786
7fd76445
MC		 15787 apedata = tg3_ape_read32(tp, TG3_APE_FW_VERSION);
15788
165f4d1c 15789 if (tg3_flag(tp, APE_HAS_NCSI))
ecc79648 15790 fwtype = "NCSI";
c86a8560
MC		 15791 else if (tp->pdev->device == TG3PCI_DEVICE_TIGON3_5725)
15792 fwtype = "SMASH";
165f4d1c 15793 else
ecc79648
MC		 15794 fwtype = "DASH";
15795
7fd76445
MC		 15796 vlen = strlen(tp->fw_ver);
15797
ecc79648
MC		 15798 snprintf(&tp->fw_ver[vlen], TG3_VER_SIZE - vlen, " %s v%d.%d.%d.%d",
15799 fwtype,
7fd76445
MC		 15800 (apedata & APE_FW_VERSION_MAJMSK) >> APE_FW_VERSION_MAJSFT,
15801 (apedata & APE_FW_VERSION_MINMSK) >> APE_FW_VERSION_MINSFT,
15802 (apedata & APE_FW_VERSION_REVMSK) >> APE_FW_VERSION_REVSFT,
15803 (apedata & APE_FW_VERSION_BLDMSK));
15804}
15805
c86a8560
MC		 15806static void tg3_read_otp_ver(struct tg3 *tp)
15807{
15808 u32 val, val2;
15809
4153577a 15810 if (tg3_asic_rev(tp) != ASIC_REV_5762)
c86a8560
MC		 15811 return;
15812
15813 if (!tg3_ape_otp_read(tp, OTP_ADDRESS_MAGIC0, &val) &&
15814 !tg3_ape_otp_read(tp, OTP_ADDRESS_MAGIC0 + 4, &val2) &&
15815 TG3_OTP_MAGIC0_VALID(val)) {
15816 u64 val64 = (u64) val << 32 | val2;
15817 u32 ver = 0;
15818 int i, vlen;
15819
15820 for (i = 0; i < 7; i++) {
15821 if ((val64 & 0xff) == 0)
15822 break;
15823 ver = val64 & 0xff;
15824 val64 >>= 8;
15825 }
15826 vlen = strlen(tp->fw_ver);
15827 snprintf(&tp->fw_ver[vlen], TG3_VER_SIZE - vlen, " .%02d", ver);
15828 }
15829}
15830
229b1ad1 15831static void tg3_read_fw_ver(struct tg3 *tp)
acd9c119
MC		 15832{
15833 u32 val;
75f9936e 15834 bool vpd_vers = false;
acd9c119 15835
75f9936e
MC		 15836 if (tp->fw_ver[0] != 0)
15837 vpd_vers = true;
df259d8c 15838
63c3a66f 15839 if (tg3_flag(tp, NO_NVRAM)) {
75f9936e 15840 strcat(tp->fw_ver, "sb");
c86a8560 15841 tg3_read_otp_ver(tp);
df259d8c
MC		 15842 return;
15843 }
15844
acd9c119
MC		 15845 if (tg3_nvram_read(tp, 0, &val))
15846 return;
15847
15848 if (val == TG3_EEPROM_MAGIC)
15849 tg3_read_bc_ver(tp);
15850 else if ((val & TG3_EEPROM_MAGIC_FW_MSK) == TG3_EEPROM_MAGIC_FW)
15851 tg3_read_sb_ver(tp, val);
a6f6cb1c
MC		 15852 else if ((val & TG3_EEPROM_MAGIC_HW_MSK) == TG3_EEPROM_MAGIC_HW)
15853 tg3_read_hwsb_ver(tp);
acd9c119 15854
165f4d1c
MC		 15855 if (tg3_flag(tp, ENABLE_ASF)) {
15856 if (tg3_flag(tp, ENABLE_APE)) {
15857 tg3_probe_ncsi(tp);
15858 if (!vpd_vers)
15859 tg3_read_dash_ver(tp);
15860 } else if (!vpd_vers) {
15861 tg3_read_mgmtfw_ver(tp);
15862 }
c9cab24e 15863 }
9c8a620e
MC		 15864
15865 tp->fw_ver[TG3_VER_SIZE - 1] = 0;
c4e6575c
MC		 15866}
15867
7cb32cf2
MC		 15868static inline u32 tg3_rx_ret_ring_size(struct tg3 *tp)
15869{
63c3a66f 15870 if (tg3_flag(tp, LRG_PROD_RING_CAP))
de9f5230 15871 return TG3_RX_RET_MAX_SIZE_5717;
63c3a66f 15872 else if (tg3_flag(tp, JUMBO_CAPABLE) && !tg3_flag(tp, 5780_CLASS))
de9f5230 15873 return TG3_RX_RET_MAX_SIZE_5700;
7cb32cf2 15874 else
de9f5230 15875 return TG3_RX_RET_MAX_SIZE_5705;
7cb32cf2
MC		 15876}
15877
4143470c 15878static DEFINE_PCI_DEVICE_TABLE(tg3_write_reorder_chipsets) = {
895950c2
JP		 15879 { PCI_DEVICE(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_FE_GATE_700C) },
15880 { PCI_DEVICE(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_8131_BRIDGE) },
15881 { PCI_DEVICE(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_8385_0) },
15882 { },
15883};
15884
229b1ad1 15885static struct pci_dev *tg3_find_peer(struct tg3 *tp)
16c7fa7d
MC		 15886{
15887 struct pci_dev *peer;
15888 unsigned int func, devnr = tp->pdev->devfn & ~7;
15889
15890 for (func = 0; func < 8; func++) {
15891 peer = pci_get_slot(tp->pdev->bus, devnr | func);
15892 if (peer && peer != tp->pdev)
15893 break;
15894 pci_dev_put(peer);
15895 }
15896 /* 5704 can be configured in single-port mode, set peer to
15897 * tp->pdev in that case.
15898 */
15899 if (!peer) {
15900 peer = tp->pdev;
15901 return peer;
15902 }
15903
15904 /*
15905 * We don't need to keep the refcount elevated; there's no way
15906 * to remove one half of this device without removing the other
15907 */
15908 pci_dev_put(peer);
15909
15910 return peer;
15911}
15912
229b1ad1 15913static void tg3_detect_asic_rev(struct tg3 *tp, u32 misc_ctrl_reg)
42b123b1
MC		 15914{
15915 tp->pci_chip_rev_id = misc_ctrl_reg >> MISC_HOST_CTRL_CHIPREV_SHIFT;
4153577a 15916 if (tg3_asic_rev(tp) == ASIC_REV_USE_PROD_ID_REG) {
42b123b1
MC		 15917 u32 reg;
15918
15919 /* All devices that use the alternate
15920 * ASIC REV location have a CPMU.
15921 */
15922 tg3_flag_set(tp, CPMU_PRESENT);
15923
15924 if (tp->pdev->device == TG3PCI_DEVICE_TIGON3_5717 ||
79d49695 15925 tp->pdev->device == TG3PCI_DEVICE_TIGON3_5717_C ||
42b123b1
MC		 15926 tp->pdev->device == TG3PCI_DEVICE_TIGON3_5718 ||
15927 tp->pdev->device == TG3PCI_DEVICE_TIGON3_5719 ||
c65a17f4 15928 tp->pdev->device == TG3PCI_DEVICE_TIGON3_5720 ||
68273712
NS		 15929 tp->pdev->device == TG3PCI_DEVICE_TIGON3_57767 ||
15930 tp->pdev->device == TG3PCI_DEVICE_TIGON3_57764 ||
c65a17f4
MC		 15931 tp->pdev->device == TG3PCI_DEVICE_TIGON3_5762 ||
15932 tp->pdev->device == TG3PCI_DEVICE_TIGON3_5725 ||
68273712
NS		 15933 tp->pdev->device == TG3PCI_DEVICE_TIGON3_5727 ||
15934 tp->pdev->device == TG3PCI_DEVICE_TIGON3_57787)
42b123b1
MC		 15935 reg = TG3PCI_GEN2_PRODID_ASICREV;
15936 else if (tp->pdev->device == TG3PCI_DEVICE_TIGON3_57781 ||
15937 tp->pdev->device == TG3PCI_DEVICE_TIGON3_57785 ||
15938 tp->pdev->device == TG3PCI_DEVICE_TIGON3_57761 ||
15939 tp->pdev->device == TG3PCI_DEVICE_TIGON3_57765 ||
15940 tp->pdev->device == TG3PCI_DEVICE_TIGON3_57791 ||
15941 tp->pdev->device == TG3PCI_DEVICE_TIGON3_57795 ||
15942 tp->pdev->device == TG3PCI_DEVICE_TIGON3_57762 ||
15943 tp->pdev->device == TG3PCI_DEVICE_TIGON3_57766 ||
15944 tp->pdev->device == TG3PCI_DEVICE_TIGON3_57782 ||
15945 tp->pdev->device == TG3PCI_DEVICE_TIGON3_57786)
15946 reg = TG3PCI_GEN15_PRODID_ASICREV;
15947 else
15948 reg = TG3PCI_PRODID_ASICREV;
15949
15950 pci_read_config_dword(tp->pdev, reg, &tp->pci_chip_rev_id);
15951 }
15952
15953 /* Wrong chip ID in 5752 A0. This code can be removed later
15954 * as A0 is not in production.
15955 */
4153577a 15956 if (tg3_chip_rev_id(tp) == CHIPREV_ID_5752_A0_HW)
42b123b1
MC		 15957 tp->pci_chip_rev_id = CHIPREV_ID_5752_A0;
15958
4153577a 15959 if (tg3_chip_rev_id(tp) == CHIPREV_ID_5717_C0)
79d49695
MC		 15960 tp->pci_chip_rev_id = CHIPREV_ID_5720_A0;
15961
4153577a
JP		 15962 if (tg3_asic_rev(tp) == ASIC_REV_5717 ||
15963 tg3_asic_rev(tp) == ASIC_REV_5719 ||
15964 tg3_asic_rev(tp) == ASIC_REV_5720)
42b123b1
MC		 15965 tg3_flag_set(tp, 5717_PLUS);
15966
4153577a
JP		 15967 if (tg3_asic_rev(tp) == ASIC_REV_57765 ||
15968 tg3_asic_rev(tp) == ASIC_REV_57766)
42b123b1
MC		 15969 tg3_flag_set(tp, 57765_CLASS);
15970
c65a17f4 15971 if (tg3_flag(tp, 57765_CLASS) || tg3_flag(tp, 5717_PLUS) ||
4153577a 15972 tg3_asic_rev(tp) == ASIC_REV_5762)
42b123b1
MC		 15973 tg3_flag_set(tp, 57765_PLUS);
15974
15975 /* Intentionally exclude ASIC_REV_5906 */
4153577a
JP		 15976 if (tg3_asic_rev(tp) == ASIC_REV_5755 ||
15977 tg3_asic_rev(tp) == ASIC_REV_5787 ||
15978 tg3_asic_rev(tp) == ASIC_REV_5784 ||
15979 tg3_asic_rev(tp) == ASIC_REV_5761 ||
15980 tg3_asic_rev(tp) == ASIC_REV_5785 ||
15981 tg3_asic_rev(tp) == ASIC_REV_57780 ||
42b123b1
MC		 15982 tg3_flag(tp, 57765_PLUS))
15983 tg3_flag_set(tp, 5755_PLUS);
15984
4153577a
JP		 15985 if (tg3_asic_rev(tp) == ASIC_REV_5780 ||
15986 tg3_asic_rev(tp) == ASIC_REV_5714)
42b123b1
MC		 15987 tg3_flag_set(tp, 5780_CLASS);
15988
4153577a
JP		 15989 if (tg3_asic_rev(tp) == ASIC_REV_5750 ||
15990 tg3_asic_rev(tp) == ASIC_REV_5752 ||
15991 tg3_asic_rev(tp) == ASIC_REV_5906 ||
42b123b1
MC		 15992 tg3_flag(tp, 5755_PLUS) ||
15993 tg3_flag(tp, 5780_CLASS))
15994 tg3_flag_set(tp, 5750_PLUS);
15995
4153577a 15996 if (tg3_asic_rev(tp) == ASIC_REV_5705 ||
42b123b1
MC		 15997 tg3_flag(tp, 5750_PLUS))
15998 tg3_flag_set(tp, 5705_PLUS);
15999}
16000
3d567e0e
NNS		 16001static bool tg3_10_100_only_device(struct tg3 *tp,
16002 const struct pci_device_id *ent)
16003{
16004 u32 grc_misc_cfg = tr32(GRC_MISC_CFG) & GRC_MISC_CFG_BOARD_ID_MASK;
16005
4153577a
JP		 16006 if ((tg3_asic_rev(tp) == ASIC_REV_5703 &&
16007 (grc_misc_cfg == 0x8000 || grc_misc_cfg == 0x4000)) ||
3d567e0e
NNS		 16008 (tp->phy_flags & TG3_PHYFLG_IS_FET))
16009 return true;
16010
16011 if (ent->driver_data & TG3_DRV_DATA_FLAG_10_100_ONLY) {
4153577a 16012 if (tg3_asic_rev(tp) == ASIC_REV_5705) {
3d567e0e
NNS		 16013 if (ent->driver_data & TG3_DRV_DATA_FLAG_5705_10_100)
16014 return true;
16015 } else {
16016 return true;
16017 }
16018 }
16019
16020 return false;
16021}
16022
1dd06ae8 16023static int tg3_get_invariants(struct tg3 *tp, const struct pci_device_id *ent)
1da177e4 16024{
1da177e4 16025 u32 misc_ctrl_reg;
1da177e4
LT		 16026 u32 pci_state_reg, grc_misc_cfg;
16027 u32 val;
16028 u16 pci_cmd;
5e7dfd0f 16029 int err;
1da177e4 16030
1da177e4
LT		 16031 /* Force memory write invalidate off. If we leave it on,
16032 * then on 5700_BX chips we have to enable a workaround.
16033 * The workaround is to set the TG3PCI_DMA_RW_CTRL boundary
16034 * to match the cacheline size. The Broadcom driver have this
16035 * workaround but turns MWI off all the times so never uses
16036 * it. This seems to suggest that the workaround is insufficient.
16037 */
16038 pci_read_config_word(tp->pdev, PCI_COMMAND, &pci_cmd);
16039 pci_cmd &= ~PCI_COMMAND_INVALIDATE;
16040 pci_write_config_word(tp->pdev, PCI_COMMAND, pci_cmd);
16041
16821285
MC		 16042 /* Important! -- Make sure register accesses are byteswapped
16043 * correctly. Also, for those chips that require it, make
16044 * sure that indirect register accesses are enabled before
16045 * the first operation.
1da177e4
LT		 16046 */
16047 pci_read_config_dword(tp->pdev, TG3PCI_MISC_HOST_CTRL,
16048 &misc_ctrl_reg);
16821285
MC		 16049 tp->misc_host_ctrl |= (misc_ctrl_reg &
16050 MISC_HOST_CTRL_CHIPREV);
16051 pci_write_config_dword(tp->pdev, TG3PCI_MISC_HOST_CTRL,
16052 tp->misc_host_ctrl);
1da177e4 16053
42b123b1 16054 tg3_detect_asic_rev(tp, misc_ctrl_reg);
ff645bec 16055
6892914f
MC		 16056 /* If we have 5702/03 A1 or A2 on certain ICH chipsets,
16057 * we need to disable memory and use config. cycles
16058 * only to access all registers. The 5702/03 chips
16059 * can mistakenly decode the special cycles from the
16060 * ICH chipsets as memory write cycles, causing corruption
16061 * of register and memory space. Only certain ICH bridges
16062 * will drive special cycles with non-zero data during the
16063 * address phase which can fall within the 5703's address
16064 * range. This is not an ICH bug as the PCI spec allows
16065 * non-zero address during special cycles. However, only
16066 * these ICH bridges are known to drive non-zero addresses
16067 * during special cycles.
16068 *
16069 * Since special cycles do not cross PCI bridges, we only
16070 * enable this workaround if the 5703 is on the secondary
16071 * bus of these ICH bridges.
16072 */
4153577a
JP		 16073 if ((tg3_chip_rev_id(tp) == CHIPREV_ID_5703_A1) ||
16074 (tg3_chip_rev_id(tp) == CHIPREV_ID_5703_A2)) {
6892914f
MC		 16075 static struct tg3_dev_id {
16076 u32 vendor;
16077 u32 device;
16078 u32 rev;
16079 } ich_chipsets[] = {
16080 { PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801AA_8,
16081 PCI_ANY_ID },
16082 { PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801AB_8,
16083 PCI_ANY_ID },
16084 { PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801BA_11,
16085 0xa },
16086 { PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801BA_6,
16087 PCI_ANY_ID },
16088 { },
16089 };
16090 struct tg3_dev_id *pci_id = &ich_chipsets[0];
16091 struct pci_dev *bridge = NULL;
16092
16093 while (pci_id->vendor != 0) {
16094 bridge = pci_get_device(pci_id->vendor, pci_id->device,
16095 bridge);
16096 if (!bridge) {
16097 pci_id++;
16098 continue;
16099 }
16100 if (pci_id->rev != PCI_ANY_ID) {
44c10138 16101 if (bridge->revision > pci_id->rev)
6892914f
MC		 16102 continue;
16103 }
16104 if (bridge->subordinate &&
16105 (bridge->subordinate->number ==
16106 tp->pdev->bus->number)) {
63c3a66f 16107 tg3_flag_set(tp, ICH_WORKAROUND);
6892914f
MC		 16108 pci_dev_put(bridge);
16109 break;
16110 }
16111 }
16112 }
16113
4153577a 16114 if (tg3_asic_rev(tp) == ASIC_REV_5701) {
41588ba1
MC		 16115 static struct tg3_dev_id {
16116 u32 vendor;
16117 u32 device;
16118 } bridge_chipsets[] = {
16119 { PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_PXH_0 },
16120 { PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_PXH_1 },
16121 { },
16122 };
16123 struct tg3_dev_id *pci_id = &bridge_chipsets[0];
16124 struct pci_dev *bridge = NULL;
16125
16126 while (pci_id->vendor != 0) {
16127 bridge = pci_get_device(pci_id->vendor,
16128 pci_id->device,
16129 bridge);
16130 if (!bridge) {
16131 pci_id++;
16132 continue;
16133 }
16134 if (bridge->subordinate &&
16135 (bridge->subordinate->number <=
16136 tp->pdev->bus->number) &&
b918c62e 16137 (bridge->subordinate->busn_res.end >=
41588ba1 16138 tp->pdev->bus->number)) {
63c3a66f 16139 tg3_flag_set(tp, 5701_DMA_BUG);
41588ba1
MC		 16140 pci_dev_put(bridge);
16141 break;
16142 }
16143 }
16144 }
16145
4a29cc2e
MC		 16146 /* The EPB bridge inside 5714, 5715, and 5780 cannot support
16147 * DMA addresses > 40-bit. This bridge may have other additional
16148 * 57xx devices behind it in some 4-port NIC designs for example.
16149 * Any tg3 device found behind the bridge will also need the 40-bit
16150 * DMA workaround.
16151 */
42b123b1 16152 if (tg3_flag(tp, 5780_CLASS)) {
63c3a66f 16153 tg3_flag_set(tp, 40BIT_DMA_BUG);
0f847584 16154 tp->msi_cap = tp->pdev->msi_cap;
859a5887 16155 } else {
4a29cc2e
MC		 16156 struct pci_dev *bridge = NULL;
16157
16158 do {
16159 bridge = pci_get_device(PCI_VENDOR_ID_SERVERWORKS,
16160 PCI_DEVICE_ID_SERVERWORKS_EPB,
16161 bridge);
16162 if (bridge && bridge->subordinate &&
16163 (bridge->subordinate->number <=
16164 tp->pdev->bus->number) &&
b918c62e 16165 (bridge->subordinate->busn_res.end >=
4a29cc2e 16166 tp->pdev->bus->number)) {
63c3a66f 16167 tg3_flag_set(tp, 40BIT_DMA_BUG);
4a29cc2e
MC		 16168 pci_dev_put(bridge);
16169 break;
16170 }
16171 } while (bridge);
16172 }
4cf78e4f 16173
4153577a
JP		 16174 if (tg3_asic_rev(tp) == ASIC_REV_5704 ||
16175 tg3_asic_rev(tp) == ASIC_REV_5714)
7544b097
MC		 16176 tp->pdev_peer = tg3_find_peer(tp);
16177
507399f1 16178 /* Determine TSO capabilities */
4153577a 16179 if (tg3_chip_rev_id(tp) == CHIPREV_ID_5719_A0)
4d163b75 16180 ; /* Do nothing. HW bug. */
63c3a66f
JP		 16181 else if (tg3_flag(tp, 57765_PLUS))
16182 tg3_flag_set(tp, HW_TSO_3);
16183 else if (tg3_flag(tp, 5755_PLUS) ||
4153577a 16184 tg3_asic_rev(tp) == ASIC_REV_5906)
63c3a66f
JP		 16185 tg3_flag_set(tp, HW_TSO_2);
16186 else if (tg3_flag(tp, 5750_PLUS)) {
16187 tg3_flag_set(tp, HW_TSO_1);
16188 tg3_flag_set(tp, TSO_BUG);
4153577a
JP		 16189 if (tg3_asic_rev(tp) == ASIC_REV_5750 &&
16190 tg3_chip_rev_id(tp) >= CHIPREV_ID_5750_C2)
63c3a66f 16191 tg3_flag_clear(tp, TSO_BUG);
4153577a
JP		 16192 } else if (tg3_asic_rev(tp) != ASIC_REV_5700 &&
16193 tg3_asic_rev(tp) != ASIC_REV_5701 &&
16194 tg3_chip_rev_id(tp) != CHIPREV_ID_5705_A0) {
1caf13eb
MC		 16195 tg3_flag_set(tp, FW_TSO);
16196 tg3_flag_set(tp, TSO_BUG);
4153577a 16197 if (tg3_asic_rev(tp) == ASIC_REV_5705)
507399f1
MC		 16198 tp->fw_needed = FIRMWARE_TG3TSO5;
16199 else
16200 tp->fw_needed = FIRMWARE_TG3TSO;
16201 }
16202
dabc5c67 16203 /* Selectively allow TSO based on operating conditions */
6ff6f81d
MC		 16204 if (tg3_flag(tp, HW_TSO_1) ||
16205 tg3_flag(tp, HW_TSO_2) ||
16206 tg3_flag(tp, HW_TSO_3) ||
1caf13eb 16207 tg3_flag(tp, FW_TSO)) {
cf9ecf4b
MC		 16208 /* For firmware TSO, assume ASF is disabled.
16209 * We'll disable TSO later if we discover ASF
16210 * is enabled in tg3_get_eeprom_hw_cfg().
16211 */
dabc5c67 16212 tg3_flag_set(tp, TSO_CAPABLE);
cf9ecf4b 16213 } else {
dabc5c67
MC		 16214 tg3_flag_clear(tp, TSO_CAPABLE);
16215 tg3_flag_clear(tp, TSO_BUG);
16216 tp->fw_needed = NULL;
16217 }
16218
4153577a 16219 if (tg3_chip_rev_id(tp) == CHIPREV_ID_5701_A0)
dabc5c67
MC		 16220 tp->fw_needed = FIRMWARE_TG3;
16221
c4dab506
NS		 16222 if (tg3_asic_rev(tp) == ASIC_REV_57766)
16223 tp->fw_needed = FIRMWARE_TG357766;
16224
507399f1
MC		 16225 tp->irq_max = 1;
16226
63c3a66f
JP		 16227 if (tg3_flag(tp, 5750_PLUS)) {
16228 tg3_flag_set(tp, SUPPORT_MSI);
4153577a
JP		 16229 if (tg3_chip_rev(tp) == CHIPREV_5750_AX ||
16230 tg3_chip_rev(tp) == CHIPREV_5750_BX ||
16231 (tg3_asic_rev(tp) == ASIC_REV_5714 &&
16232 tg3_chip_rev_id(tp) <= CHIPREV_ID_5714_A2 &&
7544b097 16233 tp->pdev_peer == tp->pdev))
63c3a66f 16234 tg3_flag_clear(tp, SUPPORT_MSI);
7544b097 16235
63c3a66f 16236 if (tg3_flag(tp, 5755_PLUS) ||
4153577a 16237 tg3_asic_rev(tp) == ASIC_REV_5906) {
63c3a66f 16238 tg3_flag_set(tp, 1SHOT_MSI);
52c0fd83 16239 }
4f125f42 16240
63c3a66f
JP		 16241 if (tg3_flag(tp, 57765_PLUS)) {
16242 tg3_flag_set(tp, SUPPORT_MSIX);
507399f1
MC		 16243 tp->irq_max = TG3_IRQ_MAX_VECS;
16244 }
f6eb9b1f 16245 }
0e1406dd 16246
9102426a
MC		 16247 tp->txq_max = 1;
16248 tp->rxq_max = 1;
16249 if (tp->irq_max > 1) {
16250 tp->rxq_max = TG3_RSS_MAX_NUM_QS;
16251 tg3_rss_init_dflt_indir_tbl(tp, TG3_RSS_MAX_NUM_QS);
16252
4153577a
JP		 16253 if (tg3_asic_rev(tp) == ASIC_REV_5719 ||
16254 tg3_asic_rev(tp) == ASIC_REV_5720)
9102426a
MC		 16255 tp->txq_max = tp->irq_max - 1;
16256 }
16257
b7abee6e 16258 if (tg3_flag(tp, 5755_PLUS) ||
4153577a 16259 tg3_asic_rev(tp) == ASIC_REV_5906)
63c3a66f 16260 tg3_flag_set(tp, SHORT_DMA_BUG);
f6eb9b1f 16261
4153577a 16262 if (tg3_asic_rev(tp) == ASIC_REV_5719)
a4cb428d 16263 tp->dma_limit = TG3_TX_BD_DMA_MAX_4K;
e31aa987 16264
4153577a
JP		 16265 if (tg3_asic_rev(tp) == ASIC_REV_5717 ||
16266 tg3_asic_rev(tp) == ASIC_REV_5719 ||
16267 tg3_asic_rev(tp) == ASIC_REV_5720 ||
16268 tg3_asic_rev(tp) == ASIC_REV_5762)
63c3a66f 16269 tg3_flag_set(tp, LRG_PROD_RING_CAP);
de9f5230 16270
63c3a66f 16271 if (tg3_flag(tp, 57765_PLUS) &&
4153577a 16272 tg3_chip_rev_id(tp) != CHIPREV_ID_5719_A0)
63c3a66f 16273 tg3_flag_set(tp, USE_JUMBO_BDFLAG);
b703df6f 16274
63c3a66f
JP		 16275 if (!tg3_flag(tp, 5705_PLUS) ||
16276 tg3_flag(tp, 5780_CLASS) ||
16277 tg3_flag(tp, USE_JUMBO_BDFLAG))
16278 tg3_flag_set(tp, JUMBO_CAPABLE);
0f893dc6 16279
52f4490c
MC		 16280 pci_read_config_dword(tp->pdev, TG3PCI_PCISTATE,
16281 &pci_state_reg);
16282
708ebb3a 16283 if (pci_is_pcie(tp->pdev)) {
5e7dfd0f
MC		 16284 u16 lnkctl;
16285
63c3a66f 16286 tg3_flag_set(tp, PCI_EXPRESS);
5f5c51e3 16287
0f49bfbd 16288 pcie_capability_read_word(tp->pdev, PCI_EXP_LNKCTL, &lnkctl);
5e7dfd0f 16289 if (lnkctl & PCI_EXP_LNKCTL_CLKREQ_EN) {
4153577a 16290 if (tg3_asic_rev(tp) == ASIC_REV_5906) {
63c3a66f 16291 tg3_flag_clear(tp, HW_TSO_2);
dabc5c67 16292 tg3_flag_clear(tp, TSO_CAPABLE);
7196cd6c 16293 }
4153577a
JP		 16294 if (tg3_asic_rev(tp) == ASIC_REV_5784 ||
16295 tg3_asic_rev(tp) == ASIC_REV_5761 ||
16296 tg3_chip_rev_id(tp) == CHIPREV_ID_57780_A0 ||
16297 tg3_chip_rev_id(tp) == CHIPREV_ID_57780_A1)
63c3a66f 16298 tg3_flag_set(tp, CLKREQ_BUG);
4153577a 16299 } else if (tg3_chip_rev_id(tp) == CHIPREV_ID_5717_A0) {
63c3a66f 16300 tg3_flag_set(tp, L1PLLPD_EN);
c7835a77 16301 }
4153577a 16302 } else if (tg3_asic_rev(tp) == ASIC_REV_5785) {
708ebb3a
JM		 16303 /* BCM5785 devices are effectively PCIe devices, and should
16304 * follow PCIe codepaths, but do not have a PCIe capabilities
16305 * section.
93a700a9 16306 */
63c3a66f
JP		 16307 tg3_flag_set(tp, PCI_EXPRESS);
16308 } else if (!tg3_flag(tp, 5705_PLUS) ||
16309 tg3_flag(tp, 5780_CLASS)) {
52f4490c
MC		 16310 tp->pcix_cap = pci_find_capability(tp->pdev, PCI_CAP_ID_PCIX);
16311 if (!tp->pcix_cap) {
2445e461
MC		 16312 dev_err(&tp->pdev->dev,
16313 "Cannot find PCI-X capability, aborting\n");
52f4490c
MC		 16314 return -EIO;
16315 }
16316
16317 if (!(pci_state_reg & PCISTATE_CONV_PCI_MODE))
63c3a66f 16318 tg3_flag_set(tp, PCIX_MODE);
52f4490c 16319 }
1da177e4 16320
399de50b
MC		 16321 /* If we have an AMD 762 or VIA K8T800 chipset, write
16322 * reordering to the mailbox registers done by the host
16323 * controller can cause major troubles. We read back from
16324 * every mailbox register write to force the writes to be
16325 * posted to the chip in order.
16326 */
4143470c 16327 if (pci_dev_present(tg3_write_reorder_chipsets) &&
63c3a66f
JP		 16328 !tg3_flag(tp, PCI_EXPRESS))
16329 tg3_flag_set(tp, MBOX_WRITE_REORDER);
399de50b 16330
69fc4053
MC		 16331 pci_read_config_byte(tp->pdev, PCI_CACHE_LINE_SIZE,
16332 &tp->pci_cacheline_sz);
16333 pci_read_config_byte(tp->pdev, PCI_LATENCY_TIMER,
16334 &tp->pci_lat_timer);
4153577a 16335 if (tg3_asic_rev(tp) == ASIC_REV_5703 &&
1da177e4
LT		 16336 tp->pci_lat_timer < 64) {
16337 tp->pci_lat_timer = 64;
69fc4053
MC		 16338 pci_write_config_byte(tp->pdev, PCI_LATENCY_TIMER,
16339 tp->pci_lat_timer);
1da177e4
LT		 16340 }
16341
16821285
MC		 16342 /* Important! -- It is critical that the PCI-X hw workaround
16343 * situation is decided before the first MMIO register access.
16344 */
4153577a 16345 if (tg3_chip_rev(tp) == CHIPREV_5700_BX) {
52f4490c
MC		 16346 /* 5700 BX chips need to have their TX producer index
16347 * mailboxes written twice to workaround a bug.
16348 */
63c3a66f 16349 tg3_flag_set(tp, TXD_MBOX_HWBUG);
1da177e4 16350
52f4490c 16351 /* If we are in PCI-X mode, enable register write workaround.
1da177e4
LT		 16352 *
16353 * The workaround is to use indirect register accesses
16354 * for all chip writes not to mailbox registers.
16355 */
63c3a66f 16356 if (tg3_flag(tp, PCIX_MODE)) {
1da177e4 16357 u32 pm_reg;
1da177e4 16358
63c3a66f 16359 tg3_flag_set(tp, PCIX_TARGET_HWBUG);
1da177e4
LT		 16360
16361 /* The chip can have it's power management PCI config
16362 * space registers clobbered due to this bug.
16363 * So explicitly force the chip into D0 here.
16364 */
9974a356 16365 pci_read_config_dword(tp->pdev,
0319f30e 16366 tp->pdev->pm_cap + PCI_PM_CTRL,
1da177e4
LT		 16367 &pm_reg);
16368 pm_reg &= ~PCI_PM_CTRL_STATE_MASK;
16369 pm_reg |= PCI_PM_CTRL_PME_ENABLE | 0 /* D0 */;
9974a356 16370 pci_write_config_dword(tp->pdev,
0319f30e 16371 tp->pdev->pm_cap + PCI_PM_CTRL,
1da177e4
LT		 16372 pm_reg);
16373
16374 /* Also, force SERR#/PERR# in PCI command. */
16375 pci_read_config_word(tp->pdev, PCI_COMMAND, &pci_cmd);
16376 pci_cmd |= PCI_COMMAND_PARITY | PCI_COMMAND_SERR;
16377 pci_write_config_word(tp->pdev, PCI_COMMAND, pci_cmd);
16378 }
16379 }
16380
1da177e4 16381 if ((pci_state_reg & PCISTATE_BUS_SPEED_HIGH) != 0)
63c3a66f 16382 tg3_flag_set(tp, PCI_HIGH_SPEED);
1da177e4 16383 if ((pci_state_reg & PCISTATE_BUS_32BIT) != 0)
63c3a66f 16384 tg3_flag_set(tp, PCI_32BIT);
1da177e4
LT		 16385
16386 /* Chip-specific fixup from Broadcom driver */
4153577a 16387 if ((tg3_chip_rev_id(tp) == CHIPREV_ID_5704_A0) &&
1da177e4
LT		 16388 (!(pci_state_reg & PCISTATE_RETRY_SAME_DMA))) {
16389 pci_state_reg |= PCISTATE_RETRY_SAME_DMA;
16390 pci_write_config_dword(tp->pdev, TG3PCI_PCISTATE, pci_state_reg);
16391 }
16392
1ee582d8 16393 /* Default fast path register access methods */
20094930 16394 tp->read32 = tg3_read32;
1ee582d8 16395 tp->write32 = tg3_write32;
09ee929c 16396 tp->read32_mbox = tg3_read32;
20094930 16397 tp->write32_mbox = tg3_write32;
1ee582d8
MC		 16398 tp->write32_tx_mbox = tg3_write32;
16399 tp->write32_rx_mbox = tg3_write32;
16400
16401 /* Various workaround register access methods */
63c3a66f 16402 if (tg3_flag(tp, PCIX_TARGET_HWBUG))
1ee582d8 16403 tp->write32 = tg3_write_indirect_reg32;
4153577a 16404 else if (tg3_asic_rev(tp) == ASIC_REV_5701 ||
63c3a66f 16405 (tg3_flag(tp, PCI_EXPRESS) &&
4153577a 16406 tg3_chip_rev_id(tp) == CHIPREV_ID_5750_A0)) {
98efd8a6
MC		 16407 /*
16408 * Back to back register writes can cause problems on these
16409 * chips, the workaround is to read back all reg writes
16410 * except those to mailbox regs.
16411 *
16412 * See tg3_write_indirect_reg32().
16413 */
1ee582d8 16414 tp->write32 = tg3_write_flush_reg32;
98efd8a6
MC		 16415 }
16416
63c3a66f 16417 if (tg3_flag(tp, TXD_MBOX_HWBUG) || tg3_flag(tp, MBOX_WRITE_REORDER)) {
1ee582d8 16418 tp->write32_tx_mbox = tg3_write32_tx_mbox;
63c3a66f 16419 if (tg3_flag(tp, MBOX_WRITE_REORDER))
1ee582d8
MC		 16420 tp->write32_rx_mbox = tg3_write_flush_reg32;
16421 }
20094930 16422
63c3a66f 16423 if (tg3_flag(tp, ICH_WORKAROUND)) {
6892914f
MC		 16424 tp->read32 = tg3_read_indirect_reg32;
16425 tp->write32 = tg3_write_indirect_reg32;
16426 tp->read32_mbox = tg3_read_indirect_mbox;
16427 tp->write32_mbox = tg3_write_indirect_mbox;
16428 tp->write32_tx_mbox = tg3_write_indirect_mbox;
16429 tp->write32_rx_mbox = tg3_write_indirect_mbox;
16430
16431 iounmap(tp->regs);
22abe310 16432 tp->regs = NULL;
6892914f
MC		 16433
16434 pci_read_config_word(tp->pdev, PCI_COMMAND, &pci_cmd);
16435 pci_cmd &= ~PCI_COMMAND_MEMORY;
16436 pci_write_config_word(tp->pdev, PCI_COMMAND, pci_cmd);
16437 }
4153577a 16438 if (tg3_asic_rev(tp) == ASIC_REV_5906) {
b5d3772c
MC		 16439 tp->read32_mbox = tg3_read32_mbox_5906;
16440 tp->write32_mbox = tg3_write32_mbox_5906;
16441 tp->write32_tx_mbox = tg3_write32_mbox_5906;
16442 tp->write32_rx_mbox = tg3_write32_mbox_5906;
16443 }
6892914f 16444
bbadf503 16445 if (tp->write32 == tg3_write_indirect_reg32 ||
63c3a66f 16446 (tg3_flag(tp, PCIX_MODE) &&
4153577a
JP		 16447 (tg3_asic_rev(tp) == ASIC_REV_5700 ||
16448 tg3_asic_rev(tp) == ASIC_REV_5701)))
63c3a66f 16449 tg3_flag_set(tp, SRAM_USE_CONFIG);
bbadf503 16450
16821285
MC		 16451 /* The memory arbiter has to be enabled in order for SRAM accesses
16452 * to succeed. Normally on powerup the tg3 chip firmware will make
16453 * sure it is enabled, but other entities such as system netboot
16454 * code might disable it.
16455 */
16456 val = tr32(MEMARB_MODE);
16457 tw32(MEMARB_MODE, val | MEMARB_MODE_ENABLE);
16458
9dc5e342 16459 tp->pci_fn = PCI_FUNC(tp->pdev->devfn) & 3;
4153577a 16460 if (tg3_asic_rev(tp) == ASIC_REV_5704 ||
9dc5e342
MC		 16461 tg3_flag(tp, 5780_CLASS)) {
16462 if (tg3_flag(tp, PCIX_MODE)) {
16463 pci_read_config_dword(tp->pdev,
16464 tp->pcix_cap + PCI_X_STATUS,
16465 &val);
16466 tp->pci_fn = val & 0x7;
16467 }
4153577a
JP		 16468 } else if (tg3_asic_rev(tp) == ASIC_REV_5717 ||
16469 tg3_asic_rev(tp) == ASIC_REV_5719 ||
16470 tg3_asic_rev(tp) == ASIC_REV_5720) {
9dc5e342 16471 tg3_read_mem(tp, NIC_SRAM_CPMU_STATUS, &val);
857001f0
MC		 16472 if ((val & NIC_SRAM_CPMUSTAT_SIG_MSK) != NIC_SRAM_CPMUSTAT_SIG)
16473 val = tr32(TG3_CPMU_STATUS);
16474
4153577a 16475 if (tg3_asic_rev(tp) == ASIC_REV_5717)
857001f0
MC		 16476 tp->pci_fn = (val & TG3_CPMU_STATUS_FMSK_5717) ? 1 : 0;
16477 else
9dc5e342
MC		 16478 tp->pci_fn = (val & TG3_CPMU_STATUS_FMSK_5719) >>
16479 TG3_CPMU_STATUS_FSHFT_5719;
69f11c99
MC		 16480 }
16481
7e6c63f0
HM		 16482 if (tg3_flag(tp, FLUSH_POSTED_WRITES)) {
16483 tp->write32_tx_mbox = tg3_write_flush_reg32;
16484 tp->write32_rx_mbox = tg3_write_flush_reg32;
16485 }
16486
7d0c41ef 16487 /* Get eeprom hw config before calling tg3_set_power_state().
63c3a66f 16488 * In particular, the TG3_FLAG_IS_NIC flag must be
7d0c41ef
MC		 16489 * determined before calling tg3_set_power_state() so that
16490 * we know whether or not to switch out of Vaux power.
16491 * When the flag is set, it means that GPIO1 is used for eeprom
16492 * write protect and also implies that it is a LOM where GPIOs
16493 * are not used to switch power.
6aa20a22 16494 */
7d0c41ef
MC		 16495 tg3_get_eeprom_hw_cfg(tp);
16496
1caf13eb 16497 if (tg3_flag(tp, FW_TSO) && tg3_flag(tp, ENABLE_ASF)) {
cf9ecf4b
MC		 16498 tg3_flag_clear(tp, TSO_CAPABLE);
16499 tg3_flag_clear(tp, TSO_BUG);
16500 tp->fw_needed = NULL;
16501 }
16502
63c3a66f 16503 if (tg3_flag(tp, ENABLE_APE)) {
0d3031d9
MC		 16504 /* Allow reads and writes to the
16505 * APE register and memory space.
16506 */
16507 pci_state_reg |= PCISTATE_ALLOW_APE_CTLSPC_WR |
f92d9dc1
MC		 16508 PCISTATE_ALLOW_APE_SHMEM_WR |
16509 PCISTATE_ALLOW_APE_PSPACE_WR;
0d3031d9
MC		 16510 pci_write_config_dword(tp->pdev, TG3PCI_PCISTATE,
16511 pci_state_reg);
c9cab24e
MC		 16512
16513 tg3_ape_lock_init(tp);
0d3031d9
MC		 16514 }
16515
16821285
MC		 16516 /* Set up tp->grc_local_ctrl before calling
16517 * tg3_pwrsrc_switch_to_vmain(). GPIO1 driven high
16518 * will bring 5700's external PHY out of reset.
314fba34
MC		 16519 * It is also used as eeprom write protect on LOMs.
16520 */
16521 tp->grc_local_ctrl = GRC_LCLCTRL_INT_ON_ATTN | GRC_LCLCTRL_AUTO_SEEPROM;
4153577a 16522 if (tg3_asic_rev(tp) == ASIC_REV_5700 ||
63c3a66f 16523 tg3_flag(tp, EEPROM_WRITE_PROT))
314fba34
MC		 16524 tp->grc_local_ctrl |= (GRC_LCLCTRL_GPIO_OE1 |
16525 GRC_LCLCTRL_GPIO_OUTPUT1);
3e7d83bc
MC		 16526 /* Unused GPIO3 must be driven as output on 5752 because there
16527 * are no pull-up resistors on unused GPIO pins.
16528 */
4153577a 16529 else if (tg3_asic_rev(tp) == ASIC_REV_5752)
3e7d83bc 16530 tp->grc_local_ctrl |= GRC_LCLCTRL_GPIO_OE3;
314fba34 16531
4153577a
JP		 16532 if (tg3_asic_rev(tp) == ASIC_REV_5755 ||
16533 tg3_asic_rev(tp) == ASIC_REV_57780 ||
55086ad9 16534 tg3_flag(tp, 57765_CLASS))
af36e6b6
MC		 16535 tp->grc_local_ctrl |= GRC_LCLCTRL_GPIO_UART_SEL;
16536
8d519ab2
MC		 16537 if (tp->pdev->device == PCI_DEVICE_ID_TIGON3_5761 ||
16538 tp->pdev->device == TG3PCI_DEVICE_TIGON3_5761S) {
5f0c4a3c
MC		 16539 /* Turn off the debug UART. */
16540 tp->grc_local_ctrl |= GRC_LCLCTRL_GPIO_UART_SEL;
63c3a66f 16541 if (tg3_flag(tp, IS_NIC))
5f0c4a3c
MC		 16542 /* Keep VMain power. */
16543 tp->grc_local_ctrl |= GRC_LCLCTRL_GPIO_OE0 |
16544 GRC_LCLCTRL_GPIO_OUTPUT0;
16545 }
16546
4153577a 16547 if (tg3_asic_rev(tp) == ASIC_REV_5762)
c86a8560
MC		 16548 tp->grc_local_ctrl |=
16549 tr32(GRC_LOCAL_CTRL) & GRC_LCLCTRL_GPIO_UART_SEL;
16550
16821285
MC		 16551 /* Switch out of Vaux if it is a NIC */
16552 tg3_pwrsrc_switch_to_vmain(tp);
1da177e4 16553
1da177e4
LT		 16554 /* Derive initial jumbo mode from MTU assigned in
16555 * ether_setup() via the alloc_etherdev() call
16556 */
63c3a66f
JP		 16557 if (tp->dev->mtu > ETH_DATA_LEN && !tg3_flag(tp, 5780_CLASS))
16558 tg3_flag_set(tp, JUMBO_RING_ENABLE);
1da177e4
LT		 16559
16560 /* Determine WakeOnLan speed to use. */
4153577a
JP		 16561 if (tg3_asic_rev(tp) == ASIC_REV_5700 ||
16562 tg3_chip_rev_id(tp) == CHIPREV_ID_5701_A0 ||
16563 tg3_chip_rev_id(tp) == CHIPREV_ID_5701_B0 ||
16564 tg3_chip_rev_id(tp) == CHIPREV_ID_5701_B2) {
63c3a66f 16565 tg3_flag_clear(tp, WOL_SPEED_100MB);
1da177e4 16566 } else {
63c3a66f 16567 tg3_flag_set(tp, WOL_SPEED_100MB);
1da177e4
LT		 16568 }
16569
4153577a 16570 if (tg3_asic_rev(tp) == ASIC_REV_5906)
f07e9af3 16571 tp->phy_flags |= TG3_PHYFLG_IS_FET;
7f97a4bd 16572
1da177e4 16573 /* A few boards don't want Ethernet@WireSpeed phy feature */
4153577a
JP		 16574 if (tg3_asic_rev(tp) == ASIC_REV_5700 ||
16575 (tg3_asic_rev(tp) == ASIC_REV_5705 &&
16576 (tg3_chip_rev_id(tp) != CHIPREV_ID_5705_A0) &&
16577 (tg3_chip_rev_id(tp) != CHIPREV_ID_5705_A1)) ||
f07e9af3
MC		 16578 (tp->phy_flags & TG3_PHYFLG_IS_FET) ||
16579 (tp->phy_flags & TG3_PHYFLG_ANY_SERDES))
16580 tp->phy_flags |= TG3_PHYFLG_NO_ETH_WIRE_SPEED;
1da177e4 16581
4153577a
JP		 16582 if (tg3_chip_rev(tp) == CHIPREV_5703_AX ||
16583 tg3_chip_rev(tp) == CHIPREV_5704_AX)
f07e9af3 16584 tp->phy_flags |= TG3_PHYFLG_ADC_BUG;
4153577a 16585 if (tg3_chip_rev_id(tp) == CHIPREV_ID_5704_A0)
f07e9af3 16586 tp->phy_flags |= TG3_PHYFLG_5704_A0_BUG;
1da177e4 16587
63c3a66f 16588 if (tg3_flag(tp, 5705_PLUS) &&
f07e9af3 16589 !(tp->phy_flags & TG3_PHYFLG_IS_FET) &&
4153577a
JP		 16590 tg3_asic_rev(tp) != ASIC_REV_5785 &&
16591 tg3_asic_rev(tp) != ASIC_REV_57780 &&
63c3a66f 16592 !tg3_flag(tp, 57765_PLUS)) {
4153577a
JP		 16593 if (tg3_asic_rev(tp) == ASIC_REV_5755 ||
16594 tg3_asic_rev(tp) == ASIC_REV_5787 ||
16595 tg3_asic_rev(tp) == ASIC_REV_5784 ||
16596 tg3_asic_rev(tp) == ASIC_REV_5761) {
d4011ada
MC		 16597 if (tp->pdev->device != PCI_DEVICE_ID_TIGON3_5756 &&
16598 tp->pdev->device != PCI_DEVICE_ID_TIGON3_5722)
f07e9af3 16599 tp->phy_flags |= TG3_PHYFLG_JITTER_BUG;
c1d2a196 16600 if (tp->pdev->device == PCI_DEVICE_ID_TIGON3_5755M)
f07e9af3 16601 tp->phy_flags |= TG3_PHYFLG_ADJUST_TRIM;
321d32a0 16602 } else
f07e9af3 16603 tp->phy_flags |= TG3_PHYFLG_BER_BUG;
c424cb24 16604 }
1da177e4 16605
4153577a
JP		 16606 if (tg3_asic_rev(tp) == ASIC_REV_5784 &&
16607 tg3_chip_rev(tp) != CHIPREV_5784_AX) {
b2a5c19c
MC		 16608 tp->phy_otp = tg3_read_otp_phycfg(tp);
16609 if (tp->phy_otp == 0)
16610 tp->phy_otp = TG3_OTP_DEFAULT;
16611 }
16612
63c3a66f 16613 if (tg3_flag(tp, CPMU_PRESENT))
8ef21428
MC		 16614 tp->mi_mode = MAC_MI_MODE_500KHZ_CONST;
16615 else
16616 tp->mi_mode = MAC_MI_MODE_BASE;
16617
1da177e4 16618 tp->coalesce_mode = 0;
4153577a
JP		 16619 if (tg3_chip_rev(tp) != CHIPREV_5700_AX &&
16620 tg3_chip_rev(tp) != CHIPREV_5700_BX)
1da177e4
LT		 16621 tp->coalesce_mode |= HOSTCC_MODE_32BYTE;
16622
4d958473 16623 /* Set these bits to enable statistics workaround. */
4153577a 16624 if (tg3_asic_rev(tp) == ASIC_REV_5717 ||
94962f7f 16625 tg3_asic_rev(tp) == ASIC_REV_5762 ||
4153577a
JP		 16626 tg3_chip_rev_id(tp) == CHIPREV_ID_5719_A0 ||
16627 tg3_chip_rev_id(tp) == CHIPREV_ID_5720_A0) {
4d958473
MC		 16628 tp->coalesce_mode |= HOSTCC_MODE_ATTN;
16629 tp->grc_mode |= GRC_MODE_IRQ_ON_FLOW_ATTN;
16630 }
16631
4153577a
JP		 16632 if (tg3_asic_rev(tp) == ASIC_REV_5785 ||
16633 tg3_asic_rev(tp) == ASIC_REV_57780)
63c3a66f 16634 tg3_flag_set(tp, USE_PHYLIB);
57e6983c 16635
158d7abd
MC		 16636 err = tg3_mdio_init(tp);
16637 if (err)
16638 return err;
1da177e4
LT		 16639
16640 /* Initialize data/descriptor byte/word swapping. */
16641 val = tr32(GRC_MODE);
4153577a
JP		 16642 if (tg3_asic_rev(tp) == ASIC_REV_5720 ||
16643 tg3_asic_rev(tp) == ASIC_REV_5762)
f2096f94
MC		 16644 val &= (GRC_MODE_BYTE_SWAP_B2HRX_DATA |
16645 GRC_MODE_WORD_SWAP_B2HRX_DATA |
16646 GRC_MODE_B2HRX_ENABLE |
16647 GRC_MODE_HTX2B_ENABLE |
16648 GRC_MODE_HOST_STACKUP);
16649 else
16650 val &= GRC_MODE_HOST_STACKUP;
16651
1da177e4
LT		 16652 tw32(GRC_MODE, val | tp->grc_mode);
16653
16654 tg3_switch_clocks(tp);
16655
16656 /* Clear this out for sanity. */
16657 tw32(TG3PCI_MEM_WIN_BASE_ADDR, 0);
16658
388d3335
NG		 16659 /* Clear TG3PCI_REG_BASE_ADDR to prevent hangs. */
16660 tw32(TG3PCI_REG_BASE_ADDR, 0);
16661
1da177e4
LT		 16662 pci_read_config_dword(tp->pdev, TG3PCI_PCISTATE,
16663 &pci_state_reg);
16664 if ((pci_state_reg & PCISTATE_CONV_PCI_MODE) == 0 &&
63c3a66f 16665 !tg3_flag(tp, PCIX_TARGET_HWBUG)) {
4153577a
JP		 16666 if (tg3_chip_rev_id(tp) == CHIPREV_ID_5701_A0 ||
16667 tg3_chip_rev_id(tp) == CHIPREV_ID_5701_B0 ||
16668 tg3_chip_rev_id(tp) == CHIPREV_ID_5701_B2 ||
16669 tg3_chip_rev_id(tp) == CHIPREV_ID_5701_B5) {
1da177e4
LT		 16670 void __iomem *sram_base;
16671
16672 /* Write some dummy words into the SRAM status block
16673 * area, see if it reads back correctly. If the return
16674 * value is bad, force enable the PCIX workaround.
16675 */
16676 sram_base = tp->regs + NIC_SRAM_WIN_BASE + NIC_SRAM_STATS_BLK;
16677
16678 writel(0x00000000, sram_base);
16679 writel(0x00000000, sram_base + 4);
16680 writel(0xffffffff, sram_base + 4);
16681 if (readl(sram_base) != 0x00000000)
63c3a66f 16682 tg3_flag_set(tp, PCIX_TARGET_HWBUG);
1da177e4
LT		 16683 }
16684 }
16685
16686 udelay(50);
16687 tg3_nvram_init(tp);
16688
c4dab506
NS		 16689 /* If the device has an NVRAM, no need to load patch firmware */
16690 if (tg3_asic_rev(tp) == ASIC_REV_57766 &&
16691 !tg3_flag(tp, NO_NVRAM))
16692 tp->fw_needed = NULL;
16693
1da177e4
LT		 16694 grc_misc_cfg = tr32(GRC_MISC_CFG);
16695 grc_misc_cfg &= GRC_MISC_CFG_BOARD_ID_MASK;
16696
4153577a 16697 if (tg3_asic_rev(tp) == ASIC_REV_5705 &&
1da177e4
LT		 16698 (grc_misc_cfg == GRC_MISC_CFG_BOARD_ID_5788 ||
16699 grc_misc_cfg == GRC_MISC_CFG_BOARD_ID_5788M))
63c3a66f 16700 tg3_flag_set(tp, IS_5788);
1da177e4 16701
63c3a66f 16702 if (!tg3_flag(tp, IS_5788) &&
4153577a 16703 tg3_asic_rev(tp) != ASIC_REV_5700)
63c3a66f
JP		 16704 tg3_flag_set(tp, TAGGED_STATUS);
16705 if (tg3_flag(tp, TAGGED_STATUS)) {
fac9b83e
DM		 16706 tp->coalesce_mode |= (HOSTCC_MODE_CLRTICK_RXBD |
16707 HOSTCC_MODE_CLRTICK_TXBD);
16708
16709 tp->misc_host_ctrl |= MISC_HOST_CTRL_TAGGED_STATUS;
16710 pci_write_config_dword(tp->pdev, TG3PCI_MISC_HOST_CTRL,
16711 tp->misc_host_ctrl);
16712 }
16713
3bda1258 16714 /* Preserve the APE MAC_MODE bits */
63c3a66f 16715 if (tg3_flag(tp, ENABLE_APE))
d2394e6b 16716 tp->mac_mode = MAC_MODE_APE_TX_EN | MAC_MODE_APE_RX_EN;
3bda1258 16717 else
6e01b20b 16718 tp->mac_mode = 0;
3bda1258 16719
3d567e0e 16720 if (tg3_10_100_only_device(tp, ent))
f07e9af3 16721 tp->phy_flags |= TG3_PHYFLG_10_100_ONLY;
1da177e4
LT		 16722
16723 err = tg3_phy_probe(tp);
16724 if (err) {
2445e461 16725 dev_err(&tp->pdev->dev, "phy probe failed, err %d\n", err);
1da177e4 16726 /* ... but do not return immediately ... */
b02fd9e3 16727 tg3_mdio_fini(tp);
1da177e4
LT		 16728 }
16729
184b8904 16730 tg3_read_vpd(tp);
c4e6575c 16731 tg3_read_fw_ver(tp);
1da177e4 16732
f07e9af3
MC		 16733 if (tp->phy_flags & TG3_PHYFLG_PHY_SERDES) {
16734 tp->phy_flags &= ~TG3_PHYFLG_USE_MI_INTERRUPT;
1da177e4 16735 } else {
4153577a 16736 if (tg3_asic_rev(tp) == ASIC_REV_5700)
f07e9af3 16737 tp->phy_flags |= TG3_PHYFLG_USE_MI_INTERRUPT;
1da177e4 16738 else
f07e9af3 16739 tp->phy_flags &= ~TG3_PHYFLG_USE_MI_INTERRUPT;
1da177e4
LT		 16740 }
16741
16742 /* 5700 {AX,BX} chips have a broken status block link
16743 * change bit implementation, so we must use the
16744 * status register in those cases.
16745 */
4153577a 16746 if (tg3_asic_rev(tp) == ASIC_REV_5700)
63c3a66f 16747 tg3_flag_set(tp, USE_LINKCHG_REG);
1da177e4 16748 else
63c3a66f 16749 tg3_flag_clear(tp, USE_LINKCHG_REG);
1da177e4
LT		 16750
16751 /* The led_ctrl is set during tg3_phy_probe, here we might
16752 * have to force the link status polling mechanism based
16753 * upon subsystem IDs.
16754 */
16755 if (tp->pdev->subsystem_vendor == PCI_VENDOR_ID_DELL &&
4153577a 16756 tg3_asic_rev(tp) == ASIC_REV_5701 &&
f07e9af3
MC		 16757 !(tp->phy_flags & TG3_PHYFLG_PHY_SERDES)) {
16758 tp->phy_flags |= TG3_PHYFLG_USE_MI_INTERRUPT;
63c3a66f 16759 tg3_flag_set(tp, USE_LINKCHG_REG);
1da177e4
LT		 16760 }
16761
16762 /* For all SERDES we poll the MAC status register. */
f07e9af3 16763 if (tp->phy_flags & TG3_PHYFLG_PHY_SERDES)
63c3a66f 16764 tg3_flag_set(tp, POLL_SERDES);
1da177e4 16765 else
63c3a66f 16766 tg3_flag_clear(tp, POLL_SERDES);
1da177e4 16767
1743b83c
NS		 16768 if (tg3_flag(tp, ENABLE_APE) && tg3_flag(tp, ENABLE_ASF))
16769 tg3_flag_set(tp, POLL_CPMU_LINK);
16770
9205fd9c 16771 tp->rx_offset = NET_SKB_PAD + NET_IP_ALIGN;
d2757fc4 16772 tp->rx_copy_thresh = TG3_RX_COPY_THRESHOLD;
4153577a 16773 if (tg3_asic_rev(tp) == ASIC_REV_5701 &&
63c3a66f 16774 tg3_flag(tp, PCIX_MODE)) {
9205fd9c 16775 tp->rx_offset = NET_SKB_PAD;
d2757fc4 16776#ifndef CONFIG_HAVE_EFFICIENT_UNALIGNED_ACCESS
9dc7a113 16777 tp->rx_copy_thresh = ~(u16)0;
d2757fc4
MC		 16778#endif
16779 }
1da177e4 16780
2c49a44d
MC		 16781 tp->rx_std_ring_mask = TG3_RX_STD_RING_SIZE(tp) - 1;
16782 tp->rx_jmb_ring_mask = TG3_RX_JMB_RING_SIZE(tp) - 1;
7cb32cf2
MC		 16783 tp->rx_ret_ring_mask = tg3_rx_ret_ring_size(tp) - 1;
16784
2c49a44d 16785 tp->rx_std_max_post = tp->rx_std_ring_mask + 1;
f92905de
MC		 16786
16787 /* Increment the rx prod index on the rx std ring by at most
16788 * 8 for these chips to workaround hw errata.
16789 */
4153577a
JP		 16790 if (tg3_asic_rev(tp) == ASIC_REV_5750 ||
16791 tg3_asic_rev(tp) == ASIC_REV_5752 ||
16792 tg3_asic_rev(tp) == ASIC_REV_5755)
f92905de
MC		 16793 tp->rx_std_max_post = 8;
16794
63c3a66f 16795 if (tg3_flag(tp, ASPM_WORKAROUND))
8ed5d97e
MC		 16796 tp->pwrmgmt_thresh = tr32(PCIE_PWR_MGMT_THRESH) &
16797 PCIE_PWR_MGMT_L1_THRESH_MSK;
16798
1da177e4
LT		 16799 return err;
16800}
16801
49b6e95f 16802#ifdef CONFIG_SPARC
229b1ad1 16803static int tg3_get_macaddr_sparc(struct tg3 *tp)
1da177e4
LT		 16804{
16805 struct net_device *dev = tp->dev;
16806 struct pci_dev *pdev = tp->pdev;
49b6e95f 16807 struct device_node *dp = pci_device_to_OF_node(pdev);
374d4cac 16808 const unsigned char *addr;
49b6e95f
DM		 16809 int len;
16810
16811 addr = of_get_property(dp, "local-mac-address", &len);
d458cdf7
JP		 16812 if (addr && len == ETH_ALEN) {
16813 memcpy(dev->dev_addr, addr, ETH_ALEN);
49b6e95f 16814 return 0;
1da177e4
LT		 16815 }
16816 return -ENODEV;
16817}
16818
229b1ad1 16819static int tg3_get_default_macaddr_sparc(struct tg3 *tp)
1da177e4
LT		 16820{
16821 struct net_device *dev = tp->dev;
16822
d458cdf7 16823 memcpy(dev->dev_addr, idprom->id_ethaddr, ETH_ALEN);
1da177e4
LT		 16824 return 0;
16825}
16826#endif
16827
229b1ad1 16828static int tg3_get_device_address(struct tg3 *tp)
1da177e4
LT		 16829{
16830 struct net_device *dev = tp->dev;
16831 u32 hi, lo, mac_offset;
008652b3 16832 int addr_ok = 0;
7e6c63f0 16833 int err;
1da177e4 16834
49b6e95f 16835#ifdef CONFIG_SPARC
1da177e4
LT		 16836 if (!tg3_get_macaddr_sparc(tp))
16837 return 0;
16838#endif
16839
7e6c63f0
HM		 16840 if (tg3_flag(tp, IS_SSB_CORE)) {
16841 err = ssb_gige_get_macaddr(tp->pdev, &dev->dev_addr[0]);
16842 if (!err && is_valid_ether_addr(&dev->dev_addr[0]))
16843 return 0;
16844 }
16845
1da177e4 16846 mac_offset = 0x7c;
4153577a 16847 if (tg3_asic_rev(tp) == ASIC_REV_5704 ||
63c3a66f 16848 tg3_flag(tp, 5780_CLASS)) {
1da177e4
LT		 16849 if (tr32(TG3PCI_DUAL_MAC_CTRL) & DUAL_MAC_CTRL_ID)
16850 mac_offset = 0xcc;
16851 if (tg3_nvram_lock(tp))
16852 tw32_f(NVRAM_CMD, NVRAM_CMD_RESET);
16853 else
16854 tg3_nvram_unlock(tp);
63c3a66f 16855 } else if (tg3_flag(tp, 5717_PLUS)) {
69f11c99 16856 if (tp->pci_fn & 1)
a1b950d5 16857 mac_offset = 0xcc;
69f11c99 16858 if (tp->pci_fn > 1)
a50d0796 16859 mac_offset += 0x18c;
4153577a 16860 } else if (tg3_asic_rev(tp) == ASIC_REV_5906)
b5d3772c 16861 mac_offset = 0x10;
1da177e4
LT		 16862
16863 /* First try to get it from MAC address mailbox. */
16864 tg3_read_mem(tp, NIC_SRAM_MAC_ADDR_HIGH_MBOX, &hi);
16865 if ((hi >> 16) == 0x484b) {
16866 dev->dev_addr[0] = (hi >> 8) & 0xff;
16867 dev->dev_addr[1] = (hi >> 0) & 0xff;
16868
16869 tg3_read_mem(tp, NIC_SRAM_MAC_ADDR_LOW_MBOX, &lo);
16870 dev->dev_addr[2] = (lo >> 24) & 0xff;
16871 dev->dev_addr[3] = (lo >> 16) & 0xff;
16872 dev->dev_addr[4] = (lo >> 8) & 0xff;
16873 dev->dev_addr[5] = (lo >> 0) & 0xff;
1da177e4 16874
008652b3
MC		 16875 /* Some old bootcode may report a 0 MAC address in SRAM */
16876 addr_ok = is_valid_ether_addr(&dev->dev_addr[0]);
16877 }
16878 if (!addr_ok) {
16879 /* Next, try NVRAM. */
63c3a66f 16880 if (!tg3_flag(tp, NO_NVRAM) &&
df259d8c 16881 !tg3_nvram_read_be32(tp, mac_offset + 0, &hi) &&
6d348f2c 16882 !tg3_nvram_read_be32(tp, mac_offset + 4, &lo)) {
62cedd11
MC		 16883 memcpy(&dev->dev_addr[0], ((char *)&hi) + 2, 2);
16884 memcpy(&dev->dev_addr[2], (char *)&lo, sizeof(lo));
008652b3
MC		 16885 }
16886 /* Finally just fetch it out of the MAC control regs. */
16887 else {
16888 hi = tr32(MAC_ADDR_0_HIGH);
16889 lo = tr32(MAC_ADDR_0_LOW);
16890
16891 dev->dev_addr[5] = lo & 0xff;
16892 dev->dev_addr[4] = (lo >> 8) & 0xff;
16893 dev->dev_addr[3] = (lo >> 16) & 0xff;
16894 dev->dev_addr[2] = (lo >> 24) & 0xff;
16895 dev->dev_addr[1] = hi & 0xff;
16896 dev->dev_addr[0] = (hi >> 8) & 0xff;
16897 }
1da177e4
LT		 16898 }
16899
16900 if (!is_valid_ether_addr(&dev->dev_addr[0])) {
7582a335 16901#ifdef CONFIG_SPARC
1da177e4
LT		 16902 if (!tg3_get_default_macaddr_sparc(tp))
16903 return 0;
16904#endif
16905 return -EINVAL;
16906 }
16907 return 0;
16908}
16909
59e6b434
DM		 16910#define BOUNDARY_SINGLE_CACHELINE 1
16911#define BOUNDARY_MULTI_CACHELINE 2
16912
229b1ad1 16913static u32 tg3_calc_dma_bndry(struct tg3 *tp, u32 val)
59e6b434
DM		 16914{
16915 int cacheline_size;
16916 u8 byte;
16917 int goal;
16918
16919 pci_read_config_byte(tp->pdev, PCI_CACHE_LINE_SIZE, &byte);
16920 if (byte == 0)
16921 cacheline_size = 1024;
16922 else
16923 cacheline_size = (int) byte * 4;
16924
16925 /* On 5703 and later chips, the boundary bits have no
16926 * effect.
16927 */
4153577a
JP		 16928 if (tg3_asic_rev(tp) != ASIC_REV_5700 &&
16929 tg3_asic_rev(tp) != ASIC_REV_5701 &&
63c3a66f 16930 !tg3_flag(tp, PCI_EXPRESS))
59e6b434
DM		 16931 goto out;
16932
16933#if defined(CONFIG_PPC64) || defined(CONFIG_IA64) || defined(CONFIG_PARISC)
16934 goal = BOUNDARY_MULTI_CACHELINE;
16935#else
16936#if defined(CONFIG_SPARC64) || defined(CONFIG_ALPHA)
16937 goal = BOUNDARY_SINGLE_CACHELINE;
16938#else
16939 goal = 0;
16940#endif
16941#endif
16942
63c3a66f 16943 if (tg3_flag(tp, 57765_PLUS)) {
cbf9ca6c
MC		 16944 val = goal ? 0 : DMA_RWCTRL_DIS_CACHE_ALIGNMENT;
16945 goto out;
16946 }
16947
59e6b434
DM		 16948 if (!goal)
16949 goto out;
16950
16951 /* PCI controllers on most RISC systems tend to disconnect
16952 * when a device tries to burst across a cache-line boundary.
16953 * Therefore, letting tg3 do so just wastes PCI bandwidth.
16954 *
16955 * Unfortunately, for PCI-E there are only limited
16956 * write-side controls for this, and thus for reads
16957 * we will still get the disconnects. We'll also waste
16958 * these PCI cycles for both read and write for chips
16959 * other than 5700 and 5701 which do not implement the
16960 * boundary bits.
16961 */
63c3a66f 16962 if (tg3_flag(tp, PCIX_MODE) && !tg3_flag(tp, PCI_EXPRESS)) {
59e6b434
DM		 16963 switch (cacheline_size) {
16964 case 16:
16965 case 32:
16966 case 64:
16967 case 128:
16968 if (goal == BOUNDARY_SINGLE_CACHELINE) {
16969 val |= (DMA_RWCTRL_READ_BNDRY_128_PCIX |
16970 DMA_RWCTRL_WRITE_BNDRY_128_PCIX);
16971 } else {
16972 val |= (DMA_RWCTRL_READ_BNDRY_384_PCIX |
16973 DMA_RWCTRL_WRITE_BNDRY_384_PCIX);
16974 }
16975 break;
16976
16977 case 256:
16978 val |= (DMA_RWCTRL_READ_BNDRY_256_PCIX |
16979 DMA_RWCTRL_WRITE_BNDRY_256_PCIX);
16980 break;
16981
16982 default:
16983 val |= (DMA_RWCTRL_READ_BNDRY_384_PCIX |
16984 DMA_RWCTRL_WRITE_BNDRY_384_PCIX);
16985 break;
855e1111 16986 }
63c3a66f 16987 } else if (tg3_flag(tp, PCI_EXPRESS)) {
59e6b434
DM		 16988 switch (cacheline_size) {
16989 case 16:
16990 case 32:
16991 case 64:
16992 if (goal == BOUNDARY_SINGLE_CACHELINE) {
16993 val &= ~DMA_RWCTRL_WRITE_BNDRY_DISAB_PCIE;
16994 val |= DMA_RWCTRL_WRITE_BNDRY_64_PCIE;
16995 break;
16996 }
16997 /* fallthrough */
16998 case 128:
16999 default:
17000 val &= ~DMA_RWCTRL_WRITE_BNDRY_DISAB_PCIE;
17001 val |= DMA_RWCTRL_WRITE_BNDRY_128_PCIE;
17002 break;
855e1111 17003 }
59e6b434
DM		 17004 } else {
17005 switch (cacheline_size) {
17006 case 16:
17007 if (goal == BOUNDARY_SINGLE_CACHELINE) {
17008 val |= (DMA_RWCTRL_READ_BNDRY_16 |
17009 DMA_RWCTRL_WRITE_BNDRY_16);
17010 break;
17011 }
17012 /* fallthrough */
17013 case 32:
17014 if (goal == BOUNDARY_SINGLE_CACHELINE) {
17015 val |= (DMA_RWCTRL_READ_BNDRY_32 |
17016 DMA_RWCTRL_WRITE_BNDRY_32);
17017 break;
17018 }
17019 /* fallthrough */
17020 case 64:
17021 if (goal == BOUNDARY_SINGLE_CACHELINE) {
17022 val |= (DMA_RWCTRL_READ_BNDRY_64 |
17023 DMA_RWCTRL_WRITE_BNDRY_64);
17024 break;
17025 }
17026 /* fallthrough */
17027 case 128:
17028 if (goal == BOUNDARY_SINGLE_CACHELINE) {
17029 val |= (DMA_RWCTRL_READ_BNDRY_128 |
17030 DMA_RWCTRL_WRITE_BNDRY_128);
17031 break;
17032 }
17033 /* fallthrough */
17034 case 256:
17035 val |= (DMA_RWCTRL_READ_BNDRY_256 |
17036 DMA_RWCTRL_WRITE_BNDRY_256);
17037 break;
17038 case 512:
17039 val |= (DMA_RWCTRL_READ_BNDRY_512 |
17040 DMA_RWCTRL_WRITE_BNDRY_512);
17041 break;
17042 case 1024:
17043 default:
17044 val |= (DMA_RWCTRL_READ_BNDRY_1024 |
17045 DMA_RWCTRL_WRITE_BNDRY_1024);
17046 break;
855e1111 17047 }
59e6b434
DM		 17048 }
17049
17050out:
17051 return val;
17052}
17053
229b1ad1 17054static int tg3_do_test_dma(struct tg3 *tp, u32 *buf, dma_addr_t buf_dma,
953c96e0 17055 int size, bool to_device)
1da177e4
LT		 17056{
17057 struct tg3_internal_buffer_desc test_desc;
17058 u32 sram_dma_descs;
17059 int i, ret;
17060
17061 sram_dma_descs = NIC_SRAM_DMA_DESC_POOL_BASE;
17062
17063 tw32(FTQ_RCVBD_COMP_FIFO_ENQDEQ, 0);
17064 tw32(FTQ_RCVDATA_COMP_FIFO_ENQDEQ, 0);
17065 tw32(RDMAC_STATUS, 0);
17066 tw32(WDMAC_STATUS, 0);
17067
17068 tw32(BUFMGR_MODE, 0);
17069 tw32(FTQ_RESET, 0);
17070
17071 test_desc.addr_hi = ((u64) buf_dma) >> 32;
17072 test_desc.addr_lo = buf_dma & 0xffffffff;
17073 test_desc.nic_mbuf = 0x00002100;
17074 test_desc.len = size;
17075
17076 /*
17077 * HP ZX1 was seeing test failures for 5701 cards running at 33Mhz
17078 * the *second* time the tg3 driver was getting loaded after an
17079 * initial scan.
17080 *
17081 * Broadcom tells me:
17082 * ...the DMA engine is connected to the GRC block and a DMA
17083 * reset may affect the GRC block in some unpredictable way...
17084 * The behavior of resets to individual blocks has not been tested.
17085 *
17086 * Broadcom noted the GRC reset will also reset all sub-components.
17087 */
17088 if (to_device) {
17089 test_desc.cqid_sqid = (13 << 8) | 2;
17090
17091 tw32_f(RDMAC_MODE, RDMAC_MODE_ENABLE);
17092 udelay(40);
17093 } else {
17094 test_desc.cqid_sqid = (16 << 8) | 7;
17095
17096 tw32_f(WDMAC_MODE, WDMAC_MODE_ENABLE);
17097 udelay(40);
17098 }
17099 test_desc.flags = 0x00000005;
17100
17101 for (i = 0; i < (sizeof(test_desc) / sizeof(u32)); i++) {
17102 u32 val;
17103
17104 val = *(((u32 *)&test_desc) + i);
17105 pci_write_config_dword(tp->pdev, TG3PCI_MEM_WIN_BASE_ADDR,
17106 sram_dma_descs + (i * sizeof(u32)));
17107 pci_write_config_dword(tp->pdev, TG3PCI_MEM_WIN_DATA, val);
17108 }
17109 pci_write_config_dword(tp->pdev, TG3PCI_MEM_WIN_BASE_ADDR, 0);
17110
859a5887 17111 if (to_device)
1da177e4 17112 tw32(FTQ_DMA_HIGH_READ_FIFO_ENQDEQ, sram_dma_descs);
859a5887 17113 else
1da177e4 17114 tw32(FTQ_DMA_HIGH_WRITE_FIFO_ENQDEQ, sram_dma_descs);
1da177e4
LT		 17115
17116 ret = -ENODEV;
17117 for (i = 0; i < 40; i++) {
17118 u32 val;
17119
17120 if (to_device)
17121 val = tr32(FTQ_RCVBD_COMP_FIFO_ENQDEQ);
17122 else
17123 val = tr32(FTQ_RCVDATA_COMP_FIFO_ENQDEQ);
17124 if ((val & 0xffff) == sram_dma_descs) {
17125 ret = 0;
17126 break;
17127 }
17128
17129 udelay(100);
17130 }
17131
17132 return ret;
17133}
17134
ded7340d 17135#define TEST_BUFFER_SIZE 0x2000
1da177e4 17136
4143470c 17137static DEFINE_PCI_DEVICE_TABLE(tg3_dma_wait_state_chipsets) = {
895950c2
JP		 17138 { PCI_DEVICE(PCI_VENDOR_ID_APPLE, PCI_DEVICE_ID_APPLE_UNI_N_PCI15) },
17139 { },
17140};
17141
229b1ad1 17142static int tg3_test_dma(struct tg3 *tp)
1da177e4
LT		 17143{
17144 dma_addr_t buf_dma;
59e6b434 17145 u32 *buf, saved_dma_rwctrl;
cbf9ca6c 17146 int ret = 0;
1da177e4 17147
4bae65c8
MC		 17148 buf = dma_alloc_coherent(&tp->pdev->dev, TEST_BUFFER_SIZE,
17149 &buf_dma, GFP_KERNEL);
1da177e4
LT		 17150 if (!buf) {
17151 ret = -ENOMEM;
17152 goto out_nofree;
17153 }
17154
17155 tp->dma_rwctrl = ((0x7 << DMA_RWCTRL_PCI_WRITE_CMD_SHIFT) |
17156 (0x6 << DMA_RWCTRL_PCI_READ_CMD_SHIFT));
17157
59e6b434 17158 tp->dma_rwctrl = tg3_calc_dma_bndry(tp, tp->dma_rwctrl);
1da177e4 17159
63c3a66f 17160 if (tg3_flag(tp, 57765_PLUS))
cbf9ca6c
MC		 17161 goto out;
17162
63c3a66f 17163 if (tg3_flag(tp, PCI_EXPRESS)) {
1da177e4
LT		 17164 /* DMA read watermark not used on PCIE */
17165 tp->dma_rwctrl |= 0x00180000;
63c3a66f 17166 } else if (!tg3_flag(tp, PCIX_MODE)) {
4153577a
JP		 17167 if (tg3_asic_rev(tp) == ASIC_REV_5705 ||
17168 tg3_asic_rev(tp) == ASIC_REV_5750)
1da177e4
LT		 17169 tp->dma_rwctrl |= 0x003f0000;
17170 else
17171 tp->dma_rwctrl |= 0x003f000f;
17172 } else {
4153577a
JP		 17173 if (tg3_asic_rev(tp) == ASIC_REV_5703 ||
17174 tg3_asic_rev(tp) == ASIC_REV_5704) {
1da177e4 17175 u32 ccval = (tr32(TG3PCI_CLOCK_CTRL) & 0x1f);
49afdeb6 17176 u32 read_water = 0x7;
1da177e4 17177
4a29cc2e
MC		 17178 /* If the 5704 is behind the EPB bridge, we can
17179 * do the less restrictive ONE_DMA workaround for
17180 * better performance.
17181 */
63c3a66f 17182 if (tg3_flag(tp, 40BIT_DMA_BUG) &&
4153577a 17183 tg3_asic_rev(tp) == ASIC_REV_5704)
4a29cc2e
MC		 17184 tp->dma_rwctrl |= 0x8000;
17185 else if (ccval == 0x6 || ccval == 0x7)
1da177e4
LT		 17186 tp->dma_rwctrl |= DMA_RWCTRL_ONE_DMA;
17187
4153577a 17188 if (tg3_asic_rev(tp) == ASIC_REV_5703)
49afdeb6 17189 read_water = 4;
59e6b434 17190 /* Set bit 23 to enable PCIX hw bug fix */
49afdeb6
MC		 17191 tp->dma_rwctrl |=
17192 (read_water << DMA_RWCTRL_READ_WATER_SHIFT) |
17193 (0x3 << DMA_RWCTRL_WRITE_WATER_SHIFT) |
17194 (1 << 23);
4153577a 17195 } else if (tg3_asic_rev(tp) == ASIC_REV_5780) {
4cf78e4f
MC		 17196 /* 5780 always in PCIX mode */
17197 tp->dma_rwctrl |= 0x00144000;
4153577a 17198 } else if (tg3_asic_rev(tp) == ASIC_REV_5714) {
a4e2b347
MC		 17199 /* 5714 always in PCIX mode */
17200 tp->dma_rwctrl |= 0x00148000;
1da177e4
LT		 17201 } else {
17202 tp->dma_rwctrl |= 0x001b000f;
17203 }
17204 }
7e6c63f0
HM		 17205 if (tg3_flag(tp, ONE_DMA_AT_ONCE))
17206 tp->dma_rwctrl |= DMA_RWCTRL_ONE_DMA;
1da177e4 17207
4153577a
JP		 17208 if (tg3_asic_rev(tp) == ASIC_REV_5703 ||
17209 tg3_asic_rev(tp) == ASIC_REV_5704)
1da177e4
LT		 17210 tp->dma_rwctrl &= 0xfffffff0;
17211
4153577a
JP		 17212 if (tg3_asic_rev(tp) == ASIC_REV_5700 ||
17213 tg3_asic_rev(tp) == ASIC_REV_5701) {
1da177e4
LT		 17214 /* Remove this if it causes problems for some boards. */
17215 tp->dma_rwctrl |= DMA_RWCTRL_USE_MEM_READ_MULT;
17216
17217 /* On 5700/5701 chips, we need to set this bit.
17218 * Otherwise the chip will issue cacheline transactions
17219 * to streamable DMA memory with not all the byte
17220 * enables turned on. This is an error on several
17221 * RISC PCI controllers, in particular sparc64.
17222 *
17223 * On 5703/5704 chips, this bit has been reassigned
17224 * a different meaning. In particular, it is used
17225 * on those chips to enable a PCI-X workaround.
17226 */
17227 tp->dma_rwctrl |= DMA_RWCTRL_ASSERT_ALL_BE;
17228 }
17229
17230 tw32(TG3PCI_DMA_RW_CTRL, tp->dma_rwctrl);
17231
1da177e4 17232
4153577a
JP		 17233 if (tg3_asic_rev(tp) != ASIC_REV_5700 &&
17234 tg3_asic_rev(tp) != ASIC_REV_5701)
1da177e4
LT		 17235 goto out;
17236
59e6b434
DM		 17237 /* It is best to perform DMA test with maximum write burst size
17238 * to expose the 5700/5701 write DMA bug.
17239 */
17240 saved_dma_rwctrl = tp->dma_rwctrl;
17241 tp->dma_rwctrl &= ~DMA_RWCTRL_WRITE_BNDRY_MASK;
17242 tw32(TG3PCI_DMA_RW_CTRL, tp->dma_rwctrl);
17243
1da177e4
LT		 17244 while (1) {
17245 u32 *p = buf, i;
17246
17247 for (i = 0; i < TEST_BUFFER_SIZE / sizeof(u32); i++)
17248 p[i] = i;
17249
17250 /* Send the buffer to the chip. */
953c96e0 17251 ret = tg3_do_test_dma(tp, buf, buf_dma, TEST_BUFFER_SIZE, true);
1da177e4 17252 if (ret) {
2445e461
MC		 17253 dev_err(&tp->pdev->dev,
17254 "%s: Buffer write failed. err = %d\n",
17255 __func__, ret);
1da177e4
LT		 17256 break;
17257 }
17258
1da177e4 17259 /* Now read it back. */
953c96e0 17260 ret = tg3_do_test_dma(tp, buf, buf_dma, TEST_BUFFER_SIZE, false);
1da177e4 17261 if (ret) {
5129c3a3
MC		 17262 dev_err(&tp->pdev->dev, "%s: Buffer read failed. "
17263 "err = %d\n", __func__, ret);
1da177e4
LT		 17264 break;
17265 }
17266
17267 /* Verify it. */
17268 for (i = 0; i < TEST_BUFFER_SIZE / sizeof(u32); i++) {
17269 if (p[i] == i)
17270 continue;
17271
59e6b434
DM		 17272 if ((tp->dma_rwctrl & DMA_RWCTRL_WRITE_BNDRY_MASK) !=
17273 DMA_RWCTRL_WRITE_BNDRY_16) {
17274 tp->dma_rwctrl &= ~DMA_RWCTRL_WRITE_BNDRY_MASK;
1da177e4
LT		 17275 tp->dma_rwctrl |= DMA_RWCTRL_WRITE_BNDRY_16;
17276 tw32(TG3PCI_DMA_RW_CTRL, tp->dma_rwctrl);
17277 break;
17278 } else {
2445e461
MC		 17279 dev_err(&tp->pdev->dev,
17280 "%s: Buffer corrupted on read back! "
17281 "(%d != %d)\n", __func__, p[i], i);
1da177e4
LT		 17282 ret = -ENODEV;
17283 goto out;
17284 }
17285 }
17286
17287 if (i == (TEST_BUFFER_SIZE / sizeof(u32))) {
17288 /* Success. */
17289 ret = 0;
17290 break;
17291 }
17292 }
59e6b434
DM		 17293 if ((tp->dma_rwctrl & DMA_RWCTRL_WRITE_BNDRY_MASK) !=
17294 DMA_RWCTRL_WRITE_BNDRY_16) {
17295 /* DMA test passed without adjusting DMA boundary,
6d1cfbab
MC		 17296 * now look for chipsets that are known to expose the
17297 * DMA bug without failing the test.
59e6b434 17298 */
4143470c 17299 if (pci_dev_present(tg3_dma_wait_state_chipsets)) {
6d1cfbab
MC		 17300 tp->dma_rwctrl &= ~DMA_RWCTRL_WRITE_BNDRY_MASK;
17301 tp->dma_rwctrl |= DMA_RWCTRL_WRITE_BNDRY_16;
859a5887 17302 } else {
6d1cfbab
MC		 17303 /* Safe to use the calculated DMA boundary. */
17304 tp->dma_rwctrl = saved_dma_rwctrl;
859a5887 17305 }
6d1cfbab 17306
59e6b434
DM		 17307 tw32(TG3PCI_DMA_RW_CTRL, tp->dma_rwctrl);
17308 }
1da177e4
LT		 17309
17310out:
4bae65c8 17311 dma_free_coherent(&tp->pdev->dev, TEST_BUFFER_SIZE, buf, buf_dma);
1da177e4
LT		 17312out_nofree:
17313 return ret;
17314}
17315
229b1ad1 17316static void tg3_init_bufmgr_config(struct tg3 *tp)
1da177e4 17317{
63c3a66f 17318 if (tg3_flag(tp, 57765_PLUS)) {
666bc831
MC		 17319 tp->bufmgr_config.mbuf_read_dma_low_water =
17320 DEFAULT_MB_RDMA_LOW_WATER_5705;
17321 tp->bufmgr_config.mbuf_mac_rx_low_water =
17322 DEFAULT_MB_MACRX_LOW_WATER_57765;
17323 tp->bufmgr_config.mbuf_high_water =
17324 DEFAULT_MB_HIGH_WATER_57765;
17325
17326 tp->bufmgr_config.mbuf_read_dma_low_water_jumbo =
17327 DEFAULT_MB_RDMA_LOW_WATER_5705;
17328 tp->bufmgr_config.mbuf_mac_rx_low_water_jumbo =
17329 DEFAULT_MB_MACRX_LOW_WATER_JUMBO_57765;
17330 tp->bufmgr_config.mbuf_high_water_jumbo =
17331 DEFAULT_MB_HIGH_WATER_JUMBO_57765;
63c3a66f 17332 } else if (tg3_flag(tp, 5705_PLUS)) {
fdfec172
MC		 17333 tp->bufmgr_config.mbuf_read_dma_low_water =
17334 DEFAULT_MB_RDMA_LOW_WATER_5705;
17335 tp->bufmgr_config.mbuf_mac_rx_low_water =
17336 DEFAULT_MB_MACRX_LOW_WATER_5705;
17337 tp->bufmgr_config.mbuf_high_water =
17338 DEFAULT_MB_HIGH_WATER_5705;
4153577a 17339 if (tg3_asic_rev(tp) == ASIC_REV_5906) {
b5d3772c
MC		 17340 tp->bufmgr_config.mbuf_mac_rx_low_water =
17341 DEFAULT_MB_MACRX_LOW_WATER_5906;
17342 tp->bufmgr_config.mbuf_high_water =
17343 DEFAULT_MB_HIGH_WATER_5906;
17344 }
fdfec172
MC		 17345
17346 tp->bufmgr_config.mbuf_read_dma_low_water_jumbo =
17347 DEFAULT_MB_RDMA_LOW_WATER_JUMBO_5780;
17348 tp->bufmgr_config.mbuf_mac_rx_low_water_jumbo =
17349 DEFAULT_MB_MACRX_LOW_WATER_JUMBO_5780;
17350 tp->bufmgr_config.mbuf_high_water_jumbo =
17351 DEFAULT_MB_HIGH_WATER_JUMBO_5780;
17352 } else {
17353 tp->bufmgr_config.mbuf_read_dma_low_water =
17354 DEFAULT_MB_RDMA_LOW_WATER;
17355 tp->bufmgr_config.mbuf_mac_rx_low_water =
17356 DEFAULT_MB_MACRX_LOW_WATER;
17357 tp->bufmgr_config.mbuf_high_water =
17358 DEFAULT_MB_HIGH_WATER;
17359
17360 tp->bufmgr_config.mbuf_read_dma_low_water_jumbo =
17361 DEFAULT_MB_RDMA_LOW_WATER_JUMBO;
17362 tp->bufmgr_config.mbuf_mac_rx_low_water_jumbo =
17363 DEFAULT_MB_MACRX_LOW_WATER_JUMBO;
17364 tp->bufmgr_config.mbuf_high_water_jumbo =
17365 DEFAULT_MB_HIGH_WATER_JUMBO;
17366 }
1da177e4
LT		 17367
17368 tp->bufmgr_config.dma_low_water = DEFAULT_DMA_LOW_WATER;
17369 tp->bufmgr_config.dma_high_water = DEFAULT_DMA_HIGH_WATER;
17370}
17371
229b1ad1 17372static char *tg3_phy_string(struct tg3 *tp)
1da177e4 17373{
79eb6904
MC		 17374 switch (tp->phy_id & TG3_PHY_ID_MASK) {
17375 case TG3_PHY_ID_BCM5400: return "5400";
17376 case TG3_PHY_ID_BCM5401: return "5401";
17377 case TG3_PHY_ID_BCM5411: return "5411";
17378 case TG3_PHY_ID_BCM5701: return "5701";
17379 case TG3_PHY_ID_BCM5703: return "5703";
17380 case TG3_PHY_ID_BCM5704: return "5704";
17381 case TG3_PHY_ID_BCM5705: return "5705";
17382 case TG3_PHY_ID_BCM5750: return "5750";
17383 case TG3_PHY_ID_BCM5752: return "5752";
17384 case TG3_PHY_ID_BCM5714: return "5714";
17385 case TG3_PHY_ID_BCM5780: return "5780";
17386 case TG3_PHY_ID_BCM5755: return "5755";
17387 case TG3_PHY_ID_BCM5787: return "5787";
17388 case TG3_PHY_ID_BCM5784: return "5784";
17389 case TG3_PHY_ID_BCM5756: return "5722/5756";
17390 case TG3_PHY_ID_BCM5906: return "5906";
17391 case TG3_PHY_ID_BCM5761: return "5761";
17392 case TG3_PHY_ID_BCM5718C: return "5718C";
17393 case TG3_PHY_ID_BCM5718S: return "5718S";
17394 case TG3_PHY_ID_BCM57765: return "57765";
302b500b 17395 case TG3_PHY_ID_BCM5719C: return "5719C";
6418f2c1 17396 case TG3_PHY_ID_BCM5720C: return "5720C";
c65a17f4 17397 case TG3_PHY_ID_BCM5762: return "5762C";
79eb6904 17398 case TG3_PHY_ID_BCM8002: return "8002/serdes";
1da177e4
LT		 17399 case 0: return "serdes";
17400 default: return "unknown";
855e1111 17401 }
1da177e4
LT		 17402}
17403
229b1ad1 17404static char *tg3_bus_string(struct tg3 *tp, char *str)
f9804ddb 17405{
63c3a66f 17406 if (tg3_flag(tp, PCI_EXPRESS)) {
f9804ddb
MC		 17407 strcpy(str, "PCI Express");
17408 return str;
63c3a66f 17409 } else if (tg3_flag(tp, PCIX_MODE)) {
f9804ddb
MC		 17410 u32 clock_ctrl = tr32(TG3PCI_CLOCK_CTRL) & 0x1f;
17411
17412 strcpy(str, "PCIX:");
17413
17414 if ((clock_ctrl == 7) ||
17415 ((tr32(GRC_MISC_CFG) & GRC_MISC_CFG_BOARD_ID_MASK) ==
17416 GRC_MISC_CFG_BOARD_ID_5704CIOBE))
17417 strcat(str, "133MHz");
17418 else if (clock_ctrl == 0)
17419 strcat(str, "33MHz");
17420 else if (clock_ctrl == 2)
17421 strcat(str, "50MHz");
17422 else if (clock_ctrl == 4)
17423 strcat(str, "66MHz");
17424 else if (clock_ctrl == 6)
17425 strcat(str, "100MHz");
f9804ddb
MC		 17426 } else {
17427 strcpy(str, "PCI:");
63c3a66f 17428 if (tg3_flag(tp, PCI_HIGH_SPEED))
f9804ddb
MC		 17429 strcat(str, "66MHz");
17430 else
17431 strcat(str, "33MHz");
17432 }
63c3a66f 17433 if (tg3_flag(tp, PCI_32BIT))
f9804ddb
MC		 17434 strcat(str, ":32-bit");
17435 else
17436 strcat(str, ":64-bit");
17437 return str;
17438}
17439
229b1ad1 17440static void tg3_init_coal(struct tg3 *tp)
15f9850d
DM		 17441{
17442 struct ethtool_coalesce *ec = &tp->coal;
17443
17444 memset(ec, 0, sizeof(*ec));
17445 ec->cmd = ETHTOOL_GCOALESCE;
17446 ec->rx_coalesce_usecs = LOW_RXCOL_TICKS;
17447 ec->tx_coalesce_usecs = LOW_TXCOL_TICKS;
17448 ec->rx_max_coalesced_frames = LOW_RXMAX_FRAMES;
17449 ec->tx_max_coalesced_frames = LOW_TXMAX_FRAMES;
17450 ec->rx_coalesce_usecs_irq = DEFAULT_RXCOAL_TICK_INT;
17451 ec->tx_coalesce_usecs_irq = DEFAULT_TXCOAL_TICK_INT;
17452 ec->rx_max_coalesced_frames_irq = DEFAULT_RXCOAL_MAXF_INT;
17453 ec->tx_max_coalesced_frames_irq = DEFAULT_TXCOAL_MAXF_INT;
17454 ec->stats_block_coalesce_usecs = DEFAULT_STAT_COAL_TICKS;
17455
17456 if (tp->coalesce_mode & (HOSTCC_MODE_CLRTICK_RXBD |
17457 HOSTCC_MODE_CLRTICK_TXBD)) {
17458 ec->rx_coalesce_usecs = LOW_RXCOL_TICKS_CLRTCKS;
17459 ec->rx_coalesce_usecs_irq = DEFAULT_RXCOAL_TICK_INT_CLRTCKS;
17460 ec->tx_coalesce_usecs = LOW_TXCOL_TICKS_CLRTCKS;
17461 ec->tx_coalesce_usecs_irq = DEFAULT_TXCOAL_TICK_INT_CLRTCKS;
17462 }
d244c892 17463
63c3a66f 17464 if (tg3_flag(tp, 5705_PLUS)) {
d244c892
MC		 17465 ec->rx_coalesce_usecs_irq = 0;
17466 ec->tx_coalesce_usecs_irq = 0;
17467 ec->stats_block_coalesce_usecs = 0;
17468 }
15f9850d
DM		 17469}
17470
229b1ad1 17471static int tg3_init_one(struct pci_dev *pdev,
1da177e4
LT		 17472 const struct pci_device_id *ent)
17473{
1da177e4
LT		 17474 struct net_device *dev;
17475 struct tg3 *tp;
5865fc1b 17476 int i, err;
646c9edd 17477 u32 sndmbx, rcvmbx, intmbx;
f9804ddb 17478 char str[40];
72f2afb8 17479 u64 dma_mask, persist_dma_mask;
c8f44aff 17480 netdev_features_t features = 0;
1da177e4 17481
05dbe005 17482 printk_once(KERN_INFO "%s\n", version);
1da177e4
LT		 17483
17484 err = pci_enable_device(pdev);
17485 if (err) {
2445e461 17486 dev_err(&pdev->dev, "Cannot enable PCI device, aborting\n");
1da177e4
LT		 17487 return err;
17488 }
17489
1da177e4
LT		 17490 err = pci_request_regions(pdev, DRV_MODULE_NAME);
17491 if (err) {
2445e461 17492 dev_err(&pdev->dev, "Cannot obtain PCI resources, aborting\n");
1da177e4
LT		 17493 goto err_out_disable_pdev;
17494 }
17495
17496 pci_set_master(pdev);
17497
fe5f5787 17498 dev = alloc_etherdev_mq(sizeof(*tp), TG3_IRQ_MAX_VECS);
1da177e4 17499 if (!dev) {
1da177e4 17500 err = -ENOMEM;
5865fc1b 17501 goto err_out_free_res;
1da177e4
LT		 17502 }
17503
1da177e4
LT		 17504 SET_NETDEV_DEV(dev, &pdev->dev);
17505
1da177e4
LT		 17506 tp = netdev_priv(dev);
17507 tp->pdev = pdev;
17508 tp->dev = dev;
1da177e4
LT		 17509 tp->rx_mode = TG3_DEF_RX_MODE;
17510 tp->tx_mode = TG3_DEF_TX_MODE;
9c13cb8b 17511 tp->irq_sync = 1;
8ef21428 17512
1da177e4
LT		 17513 if (tg3_debug > 0)
17514 tp->msg_enable = tg3_debug;
17515 else
17516 tp->msg_enable = TG3_DEF_MSG_ENABLE;
17517
7e6c63f0
HM		 17518 if (pdev_is_ssb_gige_core(pdev)) {
17519 tg3_flag_set(tp, IS_SSB_CORE);
17520 if (ssb_gige_must_flush_posted_writes(pdev))
17521 tg3_flag_set(tp, FLUSH_POSTED_WRITES);
17522 if (ssb_gige_one_dma_at_once(pdev))
17523 tg3_flag_set(tp, ONE_DMA_AT_ONCE);
ee002b64
HM		 17524 if (ssb_gige_have_roboswitch(pdev)) {
17525 tg3_flag_set(tp, USE_PHYLIB);
7e6c63f0 17526 tg3_flag_set(tp, ROBOSWITCH);
ee002b64 17527 }
7e6c63f0
HM		 17528 if (ssb_gige_is_rgmii(pdev))
17529 tg3_flag_set(tp, RGMII_MODE);
17530 }
17531
1da177e4
LT		 17532 /* The word/byte swap controls here control register access byte
17533 * swapping. DMA data byte swapping is controlled in the GRC_MODE
17534 * setting below.
17535 */
17536 tp->misc_host_ctrl =
17537 MISC_HOST_CTRL_MASK_PCI_INT |
17538 MISC_HOST_CTRL_WORD_SWAP |
17539 MISC_HOST_CTRL_INDIR_ACCESS |
17540 MISC_HOST_CTRL_PCISTATE_RW;
17541
17542 /* The NONFRM (non-frame) byte/word swap controls take effect
17543 * on descriptor entries, anything which isn't packet data.
17544 *
17545 * The StrongARM chips on the board (one for tx, one for rx)
17546 * are running in big-endian mode.
17547 */
17548 tp->grc_mode = (GRC_MODE_WSWAP_DATA | GRC_MODE_BSWAP_DATA |
17549 GRC_MODE_WSWAP_NONFRM_DATA);
17550#ifdef __BIG_ENDIAN
17551 tp->grc_mode |= GRC_MODE_BSWAP_NONFRM_DATA;
17552#endif
17553 spin_lock_init(&tp->lock);
1da177e4 17554 spin_lock_init(&tp->indirect_lock);
c4028958 17555 INIT_WORK(&tp->reset_task, tg3_reset_task);
1da177e4 17556
d5fe488a 17557 tp->regs = pci_ioremap_bar(pdev, BAR_0);
ab0049b4 17558 if (!tp->regs) {
ab96b241 17559 dev_err(&pdev->dev, "Cannot map device registers, aborting\n");
1da177e4
LT		 17560 err = -ENOMEM;
17561 goto err_out_free_dev;
17562 }
17563
c9cab24e
MC		 17564 if (tp->pdev->device == PCI_DEVICE_ID_TIGON3_5761 ||
17565 tp->pdev->device == PCI_DEVICE_ID_TIGON3_5761E ||
17566 tp->pdev->device == TG3PCI_DEVICE_TIGON3_5761S ||
17567 tp->pdev->device == TG3PCI_DEVICE_TIGON3_5761SE ||
17568 tp->pdev->device == TG3PCI_DEVICE_TIGON3_5717 ||
79d49695 17569 tp->pdev->device == TG3PCI_DEVICE_TIGON3_5717_C ||
c9cab24e
MC		 17570 tp->pdev->device == TG3PCI_DEVICE_TIGON3_5718 ||
17571 tp->pdev->device == TG3PCI_DEVICE_TIGON3_5719 ||
c65a17f4 17572 tp->pdev->device == TG3PCI_DEVICE_TIGON3_5720 ||
68273712
NS		 17573 tp->pdev->device == TG3PCI_DEVICE_TIGON3_57767 ||
17574 tp->pdev->device == TG3PCI_DEVICE_TIGON3_57764 ||
c65a17f4
MC		 17575 tp->pdev->device == TG3PCI_DEVICE_TIGON3_5762 ||
17576 tp->pdev->device == TG3PCI_DEVICE_TIGON3_5725 ||
68273712
NS		 17577 tp->pdev->device == TG3PCI_DEVICE_TIGON3_5727 ||
17578 tp->pdev->device == TG3PCI_DEVICE_TIGON3_57787) {
c9cab24e
MC		 17579 tg3_flag_set(tp, ENABLE_APE);
17580 tp->aperegs = pci_ioremap_bar(pdev, BAR_2);
17581 if (!tp->aperegs) {
17582 dev_err(&pdev->dev,
17583 "Cannot map APE registers, aborting\n");
17584 err = -ENOMEM;
17585 goto err_out_iounmap;
17586 }
17587 }
17588
1da177e4
LT		 17589 tp->rx_pending = TG3_DEF_RX_RING_PENDING;
17590 tp->rx_jumbo_pending = TG3_DEF_RX_JUMBO_RING_PENDING;
1da177e4 17591
1da177e4 17592 dev->ethtool_ops = &tg3_ethtool_ops;
1da177e4 17593 dev->watchdog_timeo = TG3_TX_TIMEOUT;
2ffcc981 17594 dev->netdev_ops = &tg3_netdev_ops;
1da177e4 17595 dev->irq = pdev->irq;
1da177e4 17596
3d567e0e 17597 err = tg3_get_invariants(tp, ent);
1da177e4 17598 if (err) {
ab96b241
MC		 17599 dev_err(&pdev->dev,
17600 "Problem fetching invariants of chip, aborting\n");
c9cab24e 17601 goto err_out_apeunmap;
1da177e4
LT		 17602 }
17603
4a29cc2e
MC		 17604 /* The EPB bridge inside 5714, 5715, and 5780 and any
17605 * device behind the EPB cannot support DMA addresses > 40-bit.
72f2afb8
MC		 17606 * On 64-bit systems with IOMMU, use 40-bit dma_mask.
17607 * On 64-bit systems without IOMMU, use 64-bit dma_mask and
17608 * do DMA address check in tg3_start_xmit().
17609 */
63c3a66f 17610 if (tg3_flag(tp, IS_5788))
284901a9 17611 persist_dma_mask = dma_mask = DMA_BIT_MASK(32);
63c3a66f 17612 else if (tg3_flag(tp, 40BIT_DMA_BUG)) {
50cf156a 17613 persist_dma_mask = dma_mask = DMA_BIT_MASK(40);
72f2afb8 17614#ifdef CONFIG_HIGHMEM
6a35528a 17615 dma_mask = DMA_BIT_MASK(64);
72f2afb8 17616#endif
4a29cc2e 17617 } else
6a35528a 17618 persist_dma_mask = dma_mask = DMA_BIT_MASK(64);
72f2afb8
MC		 17619
17620 /* Configure DMA attributes. */
284901a9 17621 if (dma_mask > DMA_BIT_MASK(32)) {
72f2afb8
MC		 17622 err = pci_set_dma_mask(pdev, dma_mask);
17623 if (!err) {
0da0606f 17624 features |= NETIF_F_HIGHDMA;
72f2afb8
MC		 17625 err = pci_set_consistent_dma_mask(pdev,
17626 persist_dma_mask);
17627 if (err < 0) {
ab96b241
MC		 17628 dev_err(&pdev->dev, "Unable to obtain 64 bit "
17629 "DMA for consistent allocations\n");
c9cab24e 17630 goto err_out_apeunmap;
72f2afb8
MC		 17631 }
17632 }
17633 }
284901a9
YH		 17634 if (err || dma_mask == DMA_BIT_MASK(32)) {
17635 err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
72f2afb8 17636 if (err) {
ab96b241
MC		 17637 dev_err(&pdev->dev,
17638 "No usable DMA configuration, aborting\n");
c9cab24e 17639 goto err_out_apeunmap;
72f2afb8
MC		 17640 }
17641 }
17642
fdfec172 17643 tg3_init_bufmgr_config(tp);
1da177e4 17644
f646968f 17645 features |= NETIF_F_HW_VLAN_CTAG_TX | NETIF_F_HW_VLAN_CTAG_RX;
0da0606f
MC		 17646
17647 /* 5700 B0 chips do not support checksumming correctly due
17648 * to hardware bugs.
17649 */
4153577a 17650 if (tg3_chip_rev_id(tp) != CHIPREV_ID_5700_B0) {
0da0606f
MC		 17651 features |= NETIF_F_SG | NETIF_F_IP_CSUM | NETIF_F_RXCSUM;
17652
17653 if (tg3_flag(tp, 5755_PLUS))
17654 features |= NETIF_F_IPV6_CSUM;
17655 }
17656
4e3a7aaa
MC		 17657 /* TSO is on by default on chips that support hardware TSO.
17658 * Firmware TSO on older chips gives lower performance, so it
17659 * is off by default, but can be enabled using ethtool.
17660 */
63c3a66f
JP		 17661 if ((tg3_flag(tp, HW_TSO_1) ||
17662 tg3_flag(tp, HW_TSO_2) ||
17663 tg3_flag(tp, HW_TSO_3)) &&
0da0606f
MC		 17664 (features & NETIF_F_IP_CSUM))
17665 features |= NETIF_F_TSO;
63c3a66f 17666 if (tg3_flag(tp, HW_TSO_2) || tg3_flag(tp, HW_TSO_3)) {
0da0606f
MC		 17667 if (features & NETIF_F_IPV6_CSUM)
17668 features |= NETIF_F_TSO6;
63c3a66f 17669 if (tg3_flag(tp, HW_TSO_3) ||
4153577a
JP		 17670 tg3_asic_rev(tp) == ASIC_REV_5761 ||
17671 (tg3_asic_rev(tp) == ASIC_REV_5784 &&
17672 tg3_chip_rev(tp) != CHIPREV_5784_AX) ||
17673 tg3_asic_rev(tp) == ASIC_REV_5785 ||
17674 tg3_asic_rev(tp) == ASIC_REV_57780)
0da0606f 17675 features |= NETIF_F_TSO_ECN;
b0026624 17676 }
1da177e4 17677
d542fe27
MC		 17678 dev->features |= features;
17679 dev->vlan_features |= features;
17680
06c03c02
MB		 17681 /*
17682 * Add loopback capability only for a subset of devices that support
17683 * MAC-LOOPBACK. Eventually this need to be enhanced to allow INT-PHY
17684 * loopback for the remaining devices.
17685 */
4153577a 17686 if (tg3_asic_rev(tp) != ASIC_REV_5780 &&
06c03c02
MB		 17687 !tg3_flag(tp, CPMU_PRESENT))
17688 /* Add the loopback capability */
0da0606f
MC		 17689 features |= NETIF_F_LOOPBACK;
17690
0da0606f 17691 dev->hw_features |= features;
e565eec3 17692 dev->priv_flags |= IFF_UNICAST_FLT;
06c03c02 17693
4153577a 17694 if (tg3_chip_rev_id(tp) == CHIPREV_ID_5705_A1 &&
63c3a66f 17695 !tg3_flag(tp, TSO_CAPABLE) &&
1da177e4 17696 !(tr32(TG3PCI_PCISTATE) & PCISTATE_BUS_SPEED_HIGH)) {
63c3a66f 17697 tg3_flag_set(tp, MAX_RXPEND_64);
1da177e4
LT		 17698 tp->rx_pending = 63;
17699 }
17700
1da177e4
LT		 17701 err = tg3_get_device_address(tp);
17702 if (err) {
ab96b241
MC		 17703 dev_err(&pdev->dev,
17704 "Could not obtain valid ethernet address, aborting\n");
c9cab24e 17705 goto err_out_apeunmap;
c88864df
MC		 17706 }
17707
1da177e4
LT		 17708 /*
17709 * Reset chip in case UNDI or EFI driver did not shutdown
17710 * DMA self test will enable WDMAC and we'll see (spurious)
17711 * pending DMA on the PCI bus at that point.
17712 */
17713 if ((tr32(HOSTCC_MODE) & HOSTCC_MODE_ENABLE) ||
17714 (tr32(WDMAC_MODE) & WDMAC_MODE_ENABLE)) {
1da177e4 17715 tw32(MEMARB_MODE, MEMARB_MODE_ENABLE);
944d980e 17716 tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
1da177e4
LT		 17717 }
17718
17719 err = tg3_test_dma(tp);
17720 if (err) {
ab96b241 17721 dev_err(&pdev->dev, "DMA engine test failed, aborting\n");
c88864df 17722 goto err_out_apeunmap;
1da177e4
LT		 17723 }
17724
78f90dcf
MC		 17725 intmbx = MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW;
17726 rcvmbx = MAILBOX_RCVRET_CON_IDX_0 + TG3_64BIT_REG_LOW;
17727 sndmbx = MAILBOX_SNDHOST_PROD_IDX_0 + TG3_64BIT_REG_LOW;
6fd45cb8 17728 for (i = 0; i < tp->irq_max; i++) {
78f90dcf
MC		 17729 struct tg3_napi *tnapi = &tp->napi[i];
17730
17731 tnapi->tp = tp;
17732 tnapi->tx_pending = TG3_DEF_TX_RING_PENDING;
17733
17734 tnapi->int_mbox = intmbx;
93a700a9 17735 if (i <= 4)
78f90dcf
MC		 17736 intmbx += 0x8;
17737 else
17738 intmbx += 0x4;
17739
17740 tnapi->consmbox = rcvmbx;
17741 tnapi->prodmbox = sndmbx;
17742
66cfd1bd 17743 if (i)
78f90dcf 17744 tnapi->coal_now = HOSTCC_MODE_COAL_VEC1_NOW << (i - 1);
66cfd1bd 17745 else
78f90dcf 17746 tnapi->coal_now = HOSTCC_MODE_NOW;
78f90dcf 17747
63c3a66f 17748 if (!tg3_flag(tp, SUPPORT_MSIX))
78f90dcf
MC		 17749 break;
17750
17751 /*
17752 * If we support MSIX, we'll be using RSS. If we're using
17753 * RSS, the first vector only handles link interrupts and the
17754 * remaining vectors handle rx and tx interrupts. Reuse the
17755 * mailbox values for the next iteration. The values we setup
17756 * above are still useful for the single vectored mode.
17757 */
17758 if (!i)
17759 continue;
17760
17761 rcvmbx += 0x8;
17762
17763 if (sndmbx & 0x4)
17764 sndmbx -= 0x4;
17765 else
17766 sndmbx += 0xc;
17767 }
17768
15f9850d
DM		 17769 tg3_init_coal(tp);
17770
c49a1561
MC		 17771 pci_set_drvdata(pdev, dev);
17772
4153577a
JP		 17773 if (tg3_asic_rev(tp) == ASIC_REV_5719 ||
17774 tg3_asic_rev(tp) == ASIC_REV_5720 ||
17775 tg3_asic_rev(tp) == ASIC_REV_5762)
fb4ce8ad
MC		 17776 tg3_flag_set(tp, PTP_CAPABLE);
17777
21f7638e
MC		 17778 tg3_timer_init(tp);
17779
402e1398
MC		 17780 tg3_carrier_off(tp);
17781
1da177e4
LT		 17782 err = register_netdev(dev);
17783 if (err) {
ab96b241 17784 dev_err(&pdev->dev, "Cannot register net device, aborting\n");
0d3031d9 17785 goto err_out_apeunmap;
1da177e4
LT		 17786 }
17787
05dbe005
JP		 17788 netdev_info(dev, "Tigon3 [partno(%s) rev %04x] (%s) MAC address %pM\n",
17789 tp->board_part_number,
4153577a 17790 tg3_chip_rev_id(tp),
05dbe005
JP		 17791 tg3_bus_string(tp, str),
17792 dev->dev_addr);
1da177e4 17793
f07e9af3 17794 if (tp->phy_flags & TG3_PHYFLG_IS_CONNECTED) {
3f0e3ad7 17795 struct phy_device *phydev;
ead2402c 17796 phydev = tp->mdio_bus->phy_map[tp->phy_addr];
5129c3a3
MC		 17797 netdev_info(dev,
17798 "attached PHY driver [%s] (mii_bus:phy_addr=%s)\n",
05dbe005 17799 phydev->drv->name, dev_name(&phydev->dev));
f07e9af3
MC		 17800 } else {
17801 char *ethtype;
17802
17803 if (tp->phy_flags & TG3_PHYFLG_10_100_ONLY)
17804 ethtype = "10/100Base-TX";
17805 else if (tp->phy_flags & TG3_PHYFLG_ANY_SERDES)
17806 ethtype = "1000Base-SX";
17807 else
17808 ethtype = "10/100/1000Base-T";
17809
5129c3a3 17810 netdev_info(dev, "attached PHY is %s (%s Ethernet) "
47007831
MC		 17811 "(WireSpeed[%d], EEE[%d])\n",
17812 tg3_phy_string(tp), ethtype,
17813 (tp->phy_flags & TG3_PHYFLG_NO_ETH_WIRE_SPEED) == 0,
17814 (tp->phy_flags & TG3_PHYFLG_EEE_CAP) != 0);
f07e9af3 17815 }
05dbe005
JP		 17816
17817 netdev_info(dev, "RXcsums[%d] LinkChgREG[%d] MIirq[%d] ASF[%d] TSOcap[%d]\n",
dc668910 17818 (dev->features & NETIF_F_RXCSUM) != 0,
63c3a66f 17819 tg3_flag(tp, USE_LINKCHG_REG) != 0,
f07e9af3 17820 (tp->phy_flags & TG3_PHYFLG_USE_MI_INTERRUPT) != 0,
63c3a66f
JP		 17821 tg3_flag(tp, ENABLE_ASF) != 0,
17822 tg3_flag(tp, TSO_CAPABLE) != 0);
05dbe005
JP		 17823 netdev_info(dev, "dma_rwctrl[%08x] dma_mask[%d-bit]\n",
17824 tp->dma_rwctrl,
17825 pdev->dma_mask == DMA_BIT_MASK(32) ? 32 :
17826 ((u64)pdev->dma_mask) == DMA_BIT_MASK(40) ? 40 : 64);
1da177e4 17827
b45aa2f6
MC		 17828 pci_save_state(pdev);
17829
1da177e4
LT		 17830 return 0;
17831
0d3031d9
MC		 17832err_out_apeunmap:
17833 if (tp->aperegs) {
17834 iounmap(tp->aperegs);
17835 tp->aperegs = NULL;
17836 }
17837
1da177e4 17838err_out_iounmap:
6892914f
MC		 17839 if (tp->regs) {
17840 iounmap(tp->regs);
22abe310 17841 tp->regs = NULL;
6892914f 17842 }
1da177e4
LT		 17843
17844err_out_free_dev:
17845 free_netdev(dev);
17846
17847err_out_free_res:
17848 pci_release_regions(pdev);
17849
17850err_out_disable_pdev:
c80dc13d
GS		 17851 if (pci_is_enabled(pdev))
17852 pci_disable_device(pdev);
1da177e4
LT		 17853 return err;
17854}
17855
229b1ad1 17856static void tg3_remove_one(struct pci_dev *pdev)
1da177e4
LT		 17857{
17858 struct net_device *dev = pci_get_drvdata(pdev);
17859
17860 if (dev) {
17861 struct tg3 *tp = netdev_priv(dev);
17862
e3c5530b 17863 release_firmware(tp->fw);
077f849d 17864
db219973 17865 tg3_reset_task_cancel(tp);
158d7abd 17866
e730c823 17867 if (tg3_flag(tp, USE_PHYLIB)) {
b02fd9e3 17868 tg3_phy_fini(tp);
158d7abd 17869 tg3_mdio_fini(tp);
b02fd9e3 17870 }
158d7abd 17871
1da177e4 17872 unregister_netdev(dev);
0d3031d9
MC		 17873 if (tp->aperegs) {
17874 iounmap(tp->aperegs);
17875 tp->aperegs = NULL;
17876 }
6892914f
MC		 17877 if (tp->regs) {
17878 iounmap(tp->regs);
22abe310 17879 tp->regs = NULL;
6892914f 17880 }
1da177e4
LT		 17881 free_netdev(dev);
17882 pci_release_regions(pdev);
17883 pci_disable_device(pdev);
1da177e4
LT		 17884 }
17885}
17886
aa6027ca 17887#ifdef CONFIG_PM_SLEEP
c866b7ea 17888static int tg3_suspend(struct device *device)
1da177e4 17889{
c866b7ea 17890 struct pci_dev *pdev = to_pci_dev(device);
1da177e4
LT		 17891 struct net_device *dev = pci_get_drvdata(pdev);
17892 struct tg3 *tp = netdev_priv(dev);
8496e85c
RW		 17893 int err = 0;
17894
17895 rtnl_lock();
1da177e4
LT		 17896
17897 if (!netif_running(dev))
8496e85c 17898 goto unlock;
1da177e4 17899
db219973 17900 tg3_reset_task_cancel(tp);
b02fd9e3 17901 tg3_phy_stop(tp);
1da177e4
LT		 17902 tg3_netif_stop(tp);
17903
21f7638e 17904 tg3_timer_stop(tp);
1da177e4 17905
f47c11ee 17906 tg3_full_lock(tp, 1);
1da177e4 17907 tg3_disable_ints(tp);
f47c11ee 17908 tg3_full_unlock(tp);
1da177e4
LT		 17909
17910 netif_device_detach(dev);
17911
f47c11ee 17912 tg3_full_lock(tp, 0);
944d980e 17913 tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
63c3a66f 17914 tg3_flag_clear(tp, INIT_COMPLETE);
f47c11ee 17915 tg3_full_unlock(tp);
1da177e4 17916
c866b7ea 17917 err = tg3_power_down_prepare(tp);
1da177e4 17918 if (err) {
b02fd9e3
MC		 17919 int err2;
17920
f47c11ee 17921 tg3_full_lock(tp, 0);
1da177e4 17922
63c3a66f 17923 tg3_flag_set(tp, INIT_COMPLETE);
953c96e0 17924 err2 = tg3_restart_hw(tp, true);
b02fd9e3 17925 if (err2)
b9ec6c1b 17926 goto out;
1da177e4 17927
21f7638e 17928 tg3_timer_start(tp);
1da177e4
LT		 17929
17930 netif_device_attach(dev);
17931 tg3_netif_start(tp);
17932
b9ec6c1b 17933out:
f47c11ee 17934 tg3_full_unlock(tp);
b02fd9e3
MC		 17935
17936 if (!err2)
17937 tg3_phy_start(tp);
1da177e4
LT		 17938 }
17939
8496e85c
RW		 17940unlock:
17941 rtnl_unlock();
1da177e4
LT		 17942 return err;
17943}
17944
c866b7ea 17945static int tg3_resume(struct device *device)
1da177e4 17946{
c866b7ea 17947 struct pci_dev *pdev = to_pci_dev(device);
1da177e4
LT		 17948 struct net_device *dev = pci_get_drvdata(pdev);
17949 struct tg3 *tp = netdev_priv(dev);
8496e85c
RW		 17950 int err = 0;
17951
17952 rtnl_lock();
1da177e4
LT		 17953
17954 if (!netif_running(dev))
8496e85c 17955 goto unlock;
1da177e4 17956
1da177e4
LT		 17957 netif_device_attach(dev);
17958
f47c11ee 17959 tg3_full_lock(tp, 0);
1da177e4 17960
2e460fc0
NS		 17961 tg3_ape_driver_state_change(tp, RESET_KIND_INIT);
17962
63c3a66f 17963 tg3_flag_set(tp, INIT_COMPLETE);
942d1af0
NS		 17964 err = tg3_restart_hw(tp,
17965 !(tp->phy_flags & TG3_PHYFLG_KEEP_LINK_ON_PWRDN));
b9ec6c1b
MC		 17966 if (err)
17967 goto out;
1da177e4 17968
21f7638e 17969 tg3_timer_start(tp);
1da177e4 17970
1da177e4
LT		 17971 tg3_netif_start(tp);
17972
b9ec6c1b 17973out:
f47c11ee 17974 tg3_full_unlock(tp);
1da177e4 17975
b02fd9e3
MC		 17976 if (!err)
17977 tg3_phy_start(tp);
17978
8496e85c
RW		 17979unlock:
17980 rtnl_unlock();
b9ec6c1b 17981 return err;
1da177e4 17982}
42df36a6 17983#endif /* CONFIG_PM_SLEEP */
1da177e4 17984
c866b7ea
RW		 17985static SIMPLE_DEV_PM_OPS(tg3_pm_ops, tg3_suspend, tg3_resume);
17986
4c305fa2
NS		 17987static void tg3_shutdown(struct pci_dev *pdev)
17988{
17989 struct net_device *dev = pci_get_drvdata(pdev);
17990 struct tg3 *tp = netdev_priv(dev);
17991
17992 rtnl_lock();
17993 netif_device_detach(dev);
17994
17995 if (netif_running(dev))
17996 dev_close(dev);
17997
17998 if (system_state == SYSTEM_POWER_OFF)
17999 tg3_power_down(tp);
18000
18001 rtnl_unlock();
18002}
18003
b45aa2f6
MC		 18004/**
18005 * tg3_io_error_detected - called when PCI error is detected
18006 * @pdev: Pointer to PCI device
18007 * @state: The current pci connection state
18008 *
18009 * This function is called after a PCI bus error affecting
18010 * this device has been detected.
18011 */
18012static pci_ers_result_t tg3_io_error_detected(struct pci_dev *pdev,
18013 pci_channel_state_t state)
18014{
18015 struct net_device *netdev = pci_get_drvdata(pdev);
18016 struct tg3 *tp = netdev_priv(netdev);
18017 pci_ers_result_t err = PCI_ERS_RESULT_NEED_RESET;
18018
18019 netdev_info(netdev, "PCI I/O error detected\n");
18020
18021 rtnl_lock();
18022
d8af4dfd
GS		 18023 /* We probably don't have netdev yet */
18024 if (!netdev || !netif_running(netdev))
b45aa2f6
MC		 18025 goto done;
18026
18027 tg3_phy_stop(tp);
18028
18029 tg3_netif_stop(tp);
18030
21f7638e 18031 tg3_timer_stop(tp);
b45aa2f6
MC		 18032
18033 /* Want to make sure that the reset task doesn't run */
db219973 18034 tg3_reset_task_cancel(tp);
b45aa2f6
MC		 18035
18036 netif_device_detach(netdev);
18037
18038 /* Clean up software state, even if MMIO is blocked */
18039 tg3_full_lock(tp, 0);
18040 tg3_halt(tp, RESET_KIND_SHUTDOWN, 0);
18041 tg3_full_unlock(tp);
18042
18043done:
72bb72b0 18044 if (state == pci_channel_io_perm_failure) {
68293099
DB		 18045 if (netdev) {
18046 tg3_napi_enable(tp);
18047 dev_close(netdev);
18048 }
b45aa2f6 18049 err = PCI_ERS_RESULT_DISCONNECT;
72bb72b0 18050 } else {
b45aa2f6 18051 pci_disable_device(pdev);
72bb72b0 18052 }
b45aa2f6
MC		 18053
18054 rtnl_unlock();
18055
18056 return err;
18057}
18058
18059/**
18060 * tg3_io_slot_reset - called after the pci bus has been reset.
18061 * @pdev: Pointer to PCI device
18062 *
18063 * Restart the card from scratch, as if from a cold-boot.
18064 * At this point, the card has exprienced a hard reset,
18065 * followed by fixups by BIOS, and has its config space
18066 * set up identically to what it was at cold boot.
18067 */
18068static pci_ers_result_t tg3_io_slot_reset(struct pci_dev *pdev)
18069{
18070 struct net_device *netdev = pci_get_drvdata(pdev);
18071 struct tg3 *tp = netdev_priv(netdev);
18072 pci_ers_result_t rc = PCI_ERS_RESULT_DISCONNECT;
18073 int err;
18074
18075 rtnl_lock();
18076
18077 if (pci_enable_device(pdev)) {
68293099
DB		 18078 dev_err(&pdev->dev,
18079 "Cannot re-enable PCI device after reset.\n");
b45aa2f6
MC		 18080 goto done;
18081 }
18082
18083 pci_set_master(pdev);
18084 pci_restore_state(pdev);
18085 pci_save_state(pdev);
18086
68293099 18087 if (!netdev || !netif_running(netdev)) {
b45aa2f6
MC		 18088 rc = PCI_ERS_RESULT_RECOVERED;
18089 goto done;
18090 }
18091
18092 err = tg3_power_up(tp);
bed9829f 18093 if (err)
b45aa2f6 18094 goto done;
b45aa2f6
MC		 18095
18096 rc = PCI_ERS_RESULT_RECOVERED;
18097
18098done:
68293099 18099 if (rc != PCI_ERS_RESULT_RECOVERED && netdev && netif_running(netdev)) {
72bb72b0
MC		 18100 tg3_napi_enable(tp);
18101 dev_close(netdev);
18102 }
b45aa2f6
MC		 18103 rtnl_unlock();
18104
18105 return rc;
18106}
18107
18108/**
18109 * tg3_io_resume - called when traffic can start flowing again.
18110 * @pdev: Pointer to PCI device
18111 *
18112 * This callback is called when the error recovery driver tells
18113 * us that its OK to resume normal operation.
18114 */
18115static void tg3_io_resume(struct pci_dev *pdev)
18116{
18117 struct net_device *netdev = pci_get_drvdata(pdev);
18118 struct tg3 *tp = netdev_priv(netdev);
18119 int err;
18120
18121 rtnl_lock();
18122
18123 if (!netif_running(netdev))
18124 goto done;
18125
18126 tg3_full_lock(tp, 0);
2e460fc0 18127 tg3_ape_driver_state_change(tp, RESET_KIND_INIT);
63c3a66f 18128 tg3_flag_set(tp, INIT_COMPLETE);
953c96e0 18129 err = tg3_restart_hw(tp, true);
b45aa2f6 18130 if (err) {
35763066 18131 tg3_full_unlock(tp);
b45aa2f6
MC		 18132 netdev_err(netdev, "Cannot restart hardware after reset.\n");
18133 goto done;
18134 }
18135
18136 netif_device_attach(netdev);
18137
21f7638e 18138 tg3_timer_start(tp);
b45aa2f6
MC		 18139
18140 tg3_netif_start(tp);
18141
35763066
NNS		 18142 tg3_full_unlock(tp);
18143
b45aa2f6
MC		 18144 tg3_phy_start(tp);
18145
18146done:
18147 rtnl_unlock();
18148}
18149
3646f0e5 18150static const struct pci_error_handlers tg3_err_handler = {
b45aa2f6
MC		 18151 .error_detected = tg3_io_error_detected,
18152 .slot_reset = tg3_io_slot_reset,
18153 .resume = tg3_io_resume
18154};
18155
1da177e4
LT		 18156static struct pci_driver tg3_driver = {
18157 .name = DRV_MODULE_NAME,
18158 .id_table = tg3_pci_tbl,
18159 .probe = tg3_init_one,
229b1ad1 18160 .remove = tg3_remove_one,
b45aa2f6 18161 .err_handler = &tg3_err_handler,
42df36a6 18162 .driver.pm = &tg3_pm_ops,
4c305fa2 18163 .shutdown = tg3_shutdown,
1da177e4
LT		 18164};
18165
8dbb0dc2 18166module_pci_driver(tg3_driver);
Linux kernel - Deliverables
This page took 4.240569 seconds and 5 git commands to generate.