Commit | Line | Data |
---|---|---|
b8ff05a9 DM |
1 | /* |
2 | * This file is part of the Chelsio T4 Ethernet driver for Linux. | |
3 | * | |
ce100b8b | 4 | * Copyright (c) 2003-2014 Chelsio Communications, Inc. All rights reserved. |
b8ff05a9 DM |
5 | * |
6 | * This software is available to you under a choice of one of two | |
7 | * licenses. You may choose to be licensed under the terms of the GNU | |
8 | * General Public License (GPL) Version 2, available from the file | |
9 | * COPYING in the main directory of this source tree, or the | |
10 | * OpenIB.org BSD license below: | |
11 | * | |
12 | * Redistribution and use in source and binary forms, with or | |
13 | * without modification, are permitted provided that the following | |
14 | * conditions are met: | |
15 | * | |
16 | * - Redistributions of source code must retain the above | |
17 | * copyright notice, this list of conditions and the following | |
18 | * disclaimer. | |
19 | * | |
20 | * - Redistributions in binary form must reproduce the above | |
21 | * copyright notice, this list of conditions and the following | |
22 | * disclaimer in the documentation and/or other materials | |
23 | * provided with the distribution. | |
24 | * | |
25 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, | |
26 | * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
27 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND | |
28 | * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS | |
29 | * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN | |
30 | * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN | |
31 | * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE | |
32 | * SOFTWARE. | |
33 | */ | |
34 | ||
35 | #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt | |
36 | ||
37 | #include <linux/bitmap.h> | |
38 | #include <linux/crc32.h> | |
39 | #include <linux/ctype.h> | |
40 | #include <linux/debugfs.h> | |
41 | #include <linux/err.h> | |
42 | #include <linux/etherdevice.h> | |
43 | #include <linux/firmware.h> | |
01789349 | 44 | #include <linux/if.h> |
b8ff05a9 DM |
45 | #include <linux/if_vlan.h> |
46 | #include <linux/init.h> | |
47 | #include <linux/log2.h> | |
48 | #include <linux/mdio.h> | |
49 | #include <linux/module.h> | |
50 | #include <linux/moduleparam.h> | |
51 | #include <linux/mutex.h> | |
52 | #include <linux/netdevice.h> | |
53 | #include <linux/pci.h> | |
54 | #include <linux/aer.h> | |
55 | #include <linux/rtnetlink.h> | |
56 | #include <linux/sched.h> | |
57 | #include <linux/seq_file.h> | |
58 | #include <linux/sockios.h> | |
59 | #include <linux/vmalloc.h> | |
60 | #include <linux/workqueue.h> | |
61 | #include <net/neighbour.h> | |
62 | #include <net/netevent.h> | |
01bcca68 | 63 | #include <net/addrconf.h> |
1ef8019b | 64 | #include <net/bonding.h> |
b5a02f50 | 65 | #include <net/addrconf.h> |
b8ff05a9 DM |
66 | #include <asm/uaccess.h> |
67 | ||
68 | #include "cxgb4.h" | |
69 | #include "t4_regs.h" | |
f612b815 | 70 | #include "t4_values.h" |
b8ff05a9 DM |
71 | #include "t4_msg.h" |
72 | #include "t4fw_api.h" | |
cd6c2f12 | 73 | #include "t4fw_version.h" |
688848b1 | 74 | #include "cxgb4_dcb.h" |
fd88b31a | 75 | #include "cxgb4_debugfs.h" |
b5a02f50 | 76 | #include "clip_tbl.h" |
b8ff05a9 DM |
77 | #include "l2t.h" |
78 | ||
812034f1 HS |
79 | char cxgb4_driver_name[] = KBUILD_MODNAME; |
80 | ||
01bcca68 VP |
81 | #ifdef DRV_VERSION |
82 | #undef DRV_VERSION | |
83 | #endif | |
3a7f8554 | 84 | #define DRV_VERSION "2.0.0-ko" |
812034f1 | 85 | const char cxgb4_driver_version[] = DRV_VERSION; |
52a5f846 | 86 | #define DRV_DESC "Chelsio T4/T5/T6 Network Driver" |
b8ff05a9 | 87 | |
f2b7e78d VP |
88 | /* Host shadow copy of ingress filter entry. This is in host native format |
89 | * and doesn't match the ordering or bit order, etc. of the hardware of the | |
90 | * firmware command. The use of bit-field structure elements is purely to | |
91 | * remind ourselves of the field size limitations and save memory in the case | |
92 | * where the filter table is large. | |
93 | */ | |
94 | struct filter_entry { | |
95 | /* Administrative fields for filter. | |
96 | */ | |
97 | u32 valid:1; /* filter allocated and valid */ | |
98 | u32 locked:1; /* filter is administratively locked */ | |
99 | ||
100 | u32 pending:1; /* filter action is pending firmware reply */ | |
101 | u32 smtidx:8; /* Source MAC Table index for smac */ | |
102 | struct l2t_entry *l2t; /* Layer Two Table entry for dmac */ | |
103 | ||
104 | /* The filter itself. Most of this is a straight copy of information | |
105 | * provided by the extended ioctl(). Some fields are translated to | |
106 | * internal forms -- for instance the Ingress Queue ID passed in from | |
107 | * the ioctl() is translated into the Absolute Ingress Queue ID. | |
108 | */ | |
109 | struct ch_filter_specification fs; | |
110 | }; | |
111 | ||
b8ff05a9 DM |
112 | #define DFLT_MSG_ENABLE (NETIF_MSG_DRV | NETIF_MSG_PROBE | NETIF_MSG_LINK | \ |
113 | NETIF_MSG_TIMER | NETIF_MSG_IFDOWN | NETIF_MSG_IFUP |\ | |
114 | NETIF_MSG_RX_ERR | NETIF_MSG_TX_ERR) | |
115 | ||
3fedeab1 HS |
116 | /* Macros needed to support the PCI Device ID Table ... |
117 | */ | |
118 | #define CH_PCI_DEVICE_ID_TABLE_DEFINE_BEGIN \ | |
768ffc66 | 119 | static const struct pci_device_id cxgb4_pci_tbl[] = { |
3fedeab1 | 120 | #define CH_PCI_DEVICE_ID_FUNCTION 0x4 |
b8ff05a9 | 121 | |
3fedeab1 HS |
122 | /* Include PCI Device IDs for both PF4 and PF0-3 so our PCI probe() routine is |
123 | * called for both. | |
124 | */ | |
125 | #define CH_PCI_DEVICE_ID_FUNCTION2 0x0 | |
126 | ||
127 | #define CH_PCI_ID_TABLE_ENTRY(devid) \ | |
128 | {PCI_VDEVICE(CHELSIO, (devid)), 4} | |
129 | ||
130 | #define CH_PCI_DEVICE_ID_TABLE_DEFINE_END \ | |
131 | { 0, } \ | |
132 | } | |
133 | ||
134 | #include "t4_pci_id_tbl.h" | |
b8ff05a9 | 135 | |
16e47624 | 136 | #define FW4_FNAME "cxgb4/t4fw.bin" |
0a57a536 | 137 | #define FW5_FNAME "cxgb4/t5fw.bin" |
3ccc6cf7 | 138 | #define FW6_FNAME "cxgb4/t6fw.bin" |
16e47624 | 139 | #define FW4_CFNAME "cxgb4/t4-config.txt" |
0a57a536 | 140 | #define FW5_CFNAME "cxgb4/t5-config.txt" |
3ccc6cf7 | 141 | #define FW6_CFNAME "cxgb4/t6-config.txt" |
01b69614 HS |
142 | #define PHY_AQ1202_FIRMWARE "cxgb4/aq1202_fw.cld" |
143 | #define PHY_BCM84834_FIRMWARE "cxgb4/bcm8483.bin" | |
144 | #define PHY_AQ1202_DEVICEID 0x4409 | |
145 | #define PHY_BCM84834_DEVICEID 0x4486 | |
b8ff05a9 DM |
146 | |
147 | MODULE_DESCRIPTION(DRV_DESC); | |
148 | MODULE_AUTHOR("Chelsio Communications"); | |
149 | MODULE_LICENSE("Dual BSD/GPL"); | |
150 | MODULE_VERSION(DRV_VERSION); | |
151 | MODULE_DEVICE_TABLE(pci, cxgb4_pci_tbl); | |
16e47624 | 152 | MODULE_FIRMWARE(FW4_FNAME); |
0a57a536 | 153 | MODULE_FIRMWARE(FW5_FNAME); |
52a5f846 | 154 | MODULE_FIRMWARE(FW6_FNAME); |
b8ff05a9 | 155 | |
636f9d37 VP |
156 | /* |
157 | * Normally we're willing to become the firmware's Master PF but will be happy | |
158 | * if another PF has already become the Master and initialized the adapter. | |
159 | * Setting "force_init" will cause this driver to forcibly establish itself as | |
160 | * the Master PF and initialize the adapter. | |
161 | */ | |
162 | static uint force_init; | |
163 | ||
164 | module_param(force_init, uint, 0644); | |
d7d3e25f HS |
165 | MODULE_PARM_DESC(force_init, "Forcibly become Master PF and initialize adapter," |
166 | "deprecated parameter"); | |
13ee15d3 | 167 | |
b8ff05a9 DM |
168 | static int dflt_msg_enable = DFLT_MSG_ENABLE; |
169 | ||
170 | module_param(dflt_msg_enable, int, 0644); | |
171 | MODULE_PARM_DESC(dflt_msg_enable, "Chelsio T4 default message enable bitmap"); | |
172 | ||
173 | /* | |
174 | * The driver uses the best interrupt scheme available on a platform in the | |
175 | * order MSI-X, MSI, legacy INTx interrupts. This parameter determines which | |
176 | * of these schemes the driver may consider as follows: | |
177 | * | |
178 | * msi = 2: choose from among all three options | |
179 | * msi = 1: only consider MSI and INTx interrupts | |
180 | * msi = 0: force INTx interrupts | |
181 | */ | |
182 | static int msi = 2; | |
183 | ||
184 | module_param(msi, int, 0644); | |
185 | MODULE_PARM_DESC(msi, "whether to use INTx (0), MSI (1) or MSI-X (2)"); | |
186 | ||
636f9d37 VP |
187 | /* |
188 | * Normally we tell the chip to deliver Ingress Packets into our DMA buffers | |
189 | * offset by 2 bytes in order to have the IP headers line up on 4-byte | |
190 | * boundaries. This is a requirement for many architectures which will throw | |
191 | * a machine check fault if an attempt is made to access one of the 4-byte IP | |
192 | * header fields on a non-4-byte boundary. And it's a major performance issue | |
193 | * even on some architectures which allow it like some implementations of the | |
194 | * x86 ISA. However, some architectures don't mind this and for some very | |
195 | * edge-case performance sensitive applications (like forwarding large volumes | |
196 | * of small packets), setting this DMA offset to 0 will decrease the number of | |
197 | * PCI-E Bus transfers enough to measurably affect performance. | |
198 | */ | |
199 | static int rx_dma_offset = 2; | |
200 | ||
b8ff05a9 | 201 | #ifdef CONFIG_PCI_IOV |
7d6727cf SR |
202 | /* Configure the number of PCI-E Virtual Function which are to be instantiated |
203 | * on SR-IOV Capable Physical Functions. | |
0a57a536 | 204 | */ |
7d6727cf | 205 | static unsigned int num_vf[NUM_OF_PF_WITH_SRIOV]; |
b8ff05a9 DM |
206 | |
207 | module_param_array(num_vf, uint, NULL, 0644); | |
7d6727cf | 208 | MODULE_PARM_DESC(num_vf, "number of VFs for each of PFs 0-3"); |
b8ff05a9 DM |
209 | #endif |
210 | ||
688848b1 AB |
211 | /* TX Queue select used to determine what algorithm to use for selecting TX |
212 | * queue. Select between the kernel provided function (select_queue=0) or user | |
213 | * cxgb_select_queue function (select_queue=1) | |
214 | * | |
215 | * Default: select_queue=0 | |
216 | */ | |
217 | static int select_queue; | |
218 | module_param(select_queue, int, 0644); | |
219 | MODULE_PARM_DESC(select_queue, | |
220 | "Select between kernel provided method of selecting or driver method of selecting TX queue. Default is kernel method."); | |
221 | ||
b8ff05a9 DM |
222 | static struct dentry *cxgb4_debugfs_root; |
223 | ||
224 | static LIST_HEAD(adapter_list); | |
225 | static DEFINE_MUTEX(uld_mutex); | |
01bcca68 VP |
226 | /* Adapter list to be accessed from atomic context */ |
227 | static LIST_HEAD(adap_rcu_list); | |
228 | static DEFINE_SPINLOCK(adap_rcu_lock); | |
b8ff05a9 | 229 | static struct cxgb4_uld_info ulds[CXGB4_ULD_MAX]; |
f2692d16 | 230 | static const char *const uld_str[] = { "RDMA", "iSCSI", "iSCSIT" }; |
b8ff05a9 DM |
231 | |
232 | static void link_report(struct net_device *dev) | |
233 | { | |
234 | if (!netif_carrier_ok(dev)) | |
235 | netdev_info(dev, "link down\n"); | |
236 | else { | |
237 | static const char *fc[] = { "no", "Rx", "Tx", "Tx/Rx" }; | |
238 | ||
85412255 | 239 | const char *s; |
b8ff05a9 DM |
240 | const struct port_info *p = netdev_priv(dev); |
241 | ||
242 | switch (p->link_cfg.speed) { | |
e8b39015 | 243 | case 10000: |
b8ff05a9 DM |
244 | s = "10Gbps"; |
245 | break; | |
e8b39015 | 246 | case 1000: |
b8ff05a9 DM |
247 | s = "1000Mbps"; |
248 | break; | |
e8b39015 | 249 | case 100: |
b8ff05a9 DM |
250 | s = "100Mbps"; |
251 | break; | |
e8b39015 | 252 | case 40000: |
72aca4bf KS |
253 | s = "40Gbps"; |
254 | break; | |
85412255 HS |
255 | default: |
256 | pr_info("%s: unsupported speed: %d\n", | |
257 | dev->name, p->link_cfg.speed); | |
258 | return; | |
b8ff05a9 DM |
259 | } |
260 | ||
261 | netdev_info(dev, "link up, %s, full-duplex, %s PAUSE\n", s, | |
262 | fc[p->link_cfg.fc]); | |
263 | } | |
264 | } | |
265 | ||
688848b1 AB |
266 | #ifdef CONFIG_CHELSIO_T4_DCB |
267 | /* Set up/tear down Data Center Bridging Priority mapping for a net device. */ | |
268 | static void dcb_tx_queue_prio_enable(struct net_device *dev, int enable) | |
269 | { | |
270 | struct port_info *pi = netdev_priv(dev); | |
271 | struct adapter *adap = pi->adapter; | |
272 | struct sge_eth_txq *txq = &adap->sge.ethtxq[pi->first_qset]; | |
273 | int i; | |
274 | ||
275 | /* We use a simple mapping of Port TX Queue Index to DCB | |
276 | * Priority when we're enabling DCB. | |
277 | */ | |
278 | for (i = 0; i < pi->nqsets; i++, txq++) { | |
279 | u32 name, value; | |
280 | int err; | |
281 | ||
5167865a HS |
282 | name = (FW_PARAMS_MNEM_V(FW_PARAMS_MNEM_DMAQ) | |
283 | FW_PARAMS_PARAM_X_V( | |
284 | FW_PARAMS_PARAM_DMAQ_EQ_DCBPRIO_ETH) | | |
285 | FW_PARAMS_PARAM_YZ_V(txq->q.cntxt_id)); | |
688848b1 AB |
286 | value = enable ? i : 0xffffffff; |
287 | ||
288 | /* Since we can be called while atomic (from "interrupt | |
289 | * level") we need to issue the Set Parameters Commannd | |
290 | * without sleeping (timeout < 0). | |
291 | */ | |
b2612722 | 292 | err = t4_set_params_timeout(adap, adap->mbox, adap->pf, 0, 1, |
01b69614 HS |
293 | &name, &value, |
294 | -FW_CMD_MAX_TIMEOUT); | |
688848b1 AB |
295 | |
296 | if (err) | |
297 | dev_err(adap->pdev_dev, | |
298 | "Can't %s DCB Priority on port %d, TX Queue %d: err=%d\n", | |
299 | enable ? "set" : "unset", pi->port_id, i, -err); | |
10b00466 AB |
300 | else |
301 | txq->dcb_prio = value; | |
688848b1 AB |
302 | } |
303 | } | |
304 | #endif /* CONFIG_CHELSIO_T4_DCB */ | |
305 | ||
b8ff05a9 DM |
306 | void t4_os_link_changed(struct adapter *adapter, int port_id, int link_stat) |
307 | { | |
308 | struct net_device *dev = adapter->port[port_id]; | |
309 | ||
310 | /* Skip changes from disabled ports. */ | |
311 | if (netif_running(dev) && link_stat != netif_carrier_ok(dev)) { | |
312 | if (link_stat) | |
313 | netif_carrier_on(dev); | |
688848b1 AB |
314 | else { |
315 | #ifdef CONFIG_CHELSIO_T4_DCB | |
316 | cxgb4_dcb_state_init(dev); | |
317 | dcb_tx_queue_prio_enable(dev, false); | |
318 | #endif /* CONFIG_CHELSIO_T4_DCB */ | |
b8ff05a9 | 319 | netif_carrier_off(dev); |
688848b1 | 320 | } |
b8ff05a9 DM |
321 | |
322 | link_report(dev); | |
323 | } | |
324 | } | |
325 | ||
326 | void t4_os_portmod_changed(const struct adapter *adap, int port_id) | |
327 | { | |
328 | static const char *mod_str[] = { | |
a0881cab | 329 | NULL, "LR", "SR", "ER", "passive DA", "active DA", "LRM" |
b8ff05a9 DM |
330 | }; |
331 | ||
332 | const struct net_device *dev = adap->port[port_id]; | |
333 | const struct port_info *pi = netdev_priv(dev); | |
334 | ||
335 | if (pi->mod_type == FW_PORT_MOD_TYPE_NONE) | |
336 | netdev_info(dev, "port module unplugged\n"); | |
a0881cab | 337 | else if (pi->mod_type < ARRAY_SIZE(mod_str)) |
b8ff05a9 DM |
338 | netdev_info(dev, "%s module inserted\n", mod_str[pi->mod_type]); |
339 | } | |
340 | ||
341 | /* | |
342 | * Configure the exact and hash address filters to handle a port's multicast | |
343 | * and secondary unicast MAC addresses. | |
344 | */ | |
345 | static int set_addr_filters(const struct net_device *dev, bool sleep) | |
346 | { | |
347 | u64 mhash = 0; | |
348 | u64 uhash = 0; | |
349 | bool free = true; | |
350 | u16 filt_idx[7]; | |
351 | const u8 *addr[7]; | |
352 | int ret, naddr = 0; | |
b8ff05a9 DM |
353 | const struct netdev_hw_addr *ha; |
354 | int uc_cnt = netdev_uc_count(dev); | |
4a35ecf8 | 355 | int mc_cnt = netdev_mc_count(dev); |
b8ff05a9 | 356 | const struct port_info *pi = netdev_priv(dev); |
b2612722 | 357 | unsigned int mb = pi->adapter->pf; |
b8ff05a9 DM |
358 | |
359 | /* first do the secondary unicast addresses */ | |
360 | netdev_for_each_uc_addr(ha, dev) { | |
361 | addr[naddr++] = ha->addr; | |
362 | if (--uc_cnt == 0 || naddr >= ARRAY_SIZE(addr)) { | |
060e0c75 | 363 | ret = t4_alloc_mac_filt(pi->adapter, mb, pi->viid, free, |
b8ff05a9 DM |
364 | naddr, addr, filt_idx, &uhash, sleep); |
365 | if (ret < 0) | |
366 | return ret; | |
367 | ||
368 | free = false; | |
369 | naddr = 0; | |
370 | } | |
371 | } | |
372 | ||
373 | /* next set up the multicast addresses */ | |
4a35ecf8 DM |
374 | netdev_for_each_mc_addr(ha, dev) { |
375 | addr[naddr++] = ha->addr; | |
376 | if (--mc_cnt == 0 || naddr >= ARRAY_SIZE(addr)) { | |
060e0c75 | 377 | ret = t4_alloc_mac_filt(pi->adapter, mb, pi->viid, free, |
b8ff05a9 DM |
378 | naddr, addr, filt_idx, &mhash, sleep); |
379 | if (ret < 0) | |
380 | return ret; | |
381 | ||
382 | free = false; | |
383 | naddr = 0; | |
384 | } | |
385 | } | |
386 | ||
060e0c75 | 387 | return t4_set_addr_hash(pi->adapter, mb, pi->viid, uhash != 0, |
b8ff05a9 DM |
388 | uhash | mhash, sleep); |
389 | } | |
390 | ||
3069ee9b VP |
391 | int dbfifo_int_thresh = 10; /* 10 == 640 entry threshold */ |
392 | module_param(dbfifo_int_thresh, int, 0644); | |
393 | MODULE_PARM_DESC(dbfifo_int_thresh, "doorbell fifo interrupt threshold"); | |
394 | ||
404d9e3f VP |
395 | /* |
396 | * usecs to sleep while draining the dbfifo | |
397 | */ | |
398 | static int dbfifo_drain_delay = 1000; | |
3069ee9b VP |
399 | module_param(dbfifo_drain_delay, int, 0644); |
400 | MODULE_PARM_DESC(dbfifo_drain_delay, | |
401 | "usecs to sleep while draining the dbfifo"); | |
402 | ||
b8ff05a9 DM |
403 | /* |
404 | * Set Rx properties of a port, such as promiscruity, address filters, and MTU. | |
405 | * If @mtu is -1 it is left unchanged. | |
406 | */ | |
407 | static int set_rxmode(struct net_device *dev, int mtu, bool sleep_ok) | |
408 | { | |
409 | int ret; | |
410 | struct port_info *pi = netdev_priv(dev); | |
411 | ||
412 | ret = set_addr_filters(dev, sleep_ok); | |
413 | if (ret == 0) | |
b2612722 | 414 | ret = t4_set_rxmode(pi->adapter, pi->adapter->pf, pi->viid, mtu, |
b8ff05a9 | 415 | (dev->flags & IFF_PROMISC) ? 1 : 0, |
f8f5aafa | 416 | (dev->flags & IFF_ALLMULTI) ? 1 : 0, 1, -1, |
b8ff05a9 DM |
417 | sleep_ok); |
418 | return ret; | |
419 | } | |
420 | ||
421 | /** | |
422 | * link_start - enable a port | |
423 | * @dev: the port to enable | |
424 | * | |
425 | * Performs the MAC and PHY actions needed to enable a port. | |
426 | */ | |
427 | static int link_start(struct net_device *dev) | |
428 | { | |
429 | int ret; | |
430 | struct port_info *pi = netdev_priv(dev); | |
b2612722 | 431 | unsigned int mb = pi->adapter->pf; |
b8ff05a9 DM |
432 | |
433 | /* | |
434 | * We do not set address filters and promiscuity here, the stack does | |
435 | * that step explicitly. | |
436 | */ | |
060e0c75 | 437 | ret = t4_set_rxmode(pi->adapter, mb, pi->viid, dev->mtu, -1, -1, -1, |
f646968f | 438 | !!(dev->features & NETIF_F_HW_VLAN_CTAG_RX), true); |
b8ff05a9 | 439 | if (ret == 0) { |
060e0c75 | 440 | ret = t4_change_mac(pi->adapter, mb, pi->viid, |
b8ff05a9 | 441 | pi->xact_addr_filt, dev->dev_addr, true, |
b6bd29e7 | 442 | true); |
b8ff05a9 DM |
443 | if (ret >= 0) { |
444 | pi->xact_addr_filt = ret; | |
445 | ret = 0; | |
446 | } | |
447 | } | |
448 | if (ret == 0) | |
4036da90 | 449 | ret = t4_link_l1cfg(pi->adapter, mb, pi->tx_chan, |
060e0c75 | 450 | &pi->link_cfg); |
30f00847 AB |
451 | if (ret == 0) { |
452 | local_bh_disable(); | |
688848b1 AB |
453 | ret = t4_enable_vi_params(pi->adapter, mb, pi->viid, true, |
454 | true, CXGB4_DCB_ENABLED); | |
30f00847 AB |
455 | local_bh_enable(); |
456 | } | |
688848b1 | 457 | |
b8ff05a9 DM |
458 | return ret; |
459 | } | |
460 | ||
688848b1 AB |
461 | int cxgb4_dcb_enabled(const struct net_device *dev) |
462 | { | |
463 | #ifdef CONFIG_CHELSIO_T4_DCB | |
464 | struct port_info *pi = netdev_priv(dev); | |
465 | ||
3bb06261 AB |
466 | if (!pi->dcb.enabled) |
467 | return 0; | |
468 | ||
469 | return ((pi->dcb.state == CXGB4_DCB_STATE_FW_ALLSYNCED) || | |
470 | (pi->dcb.state == CXGB4_DCB_STATE_HOST)); | |
688848b1 AB |
471 | #else |
472 | return 0; | |
473 | #endif | |
474 | } | |
475 | EXPORT_SYMBOL(cxgb4_dcb_enabled); | |
476 | ||
477 | #ifdef CONFIG_CHELSIO_T4_DCB | |
478 | /* Handle a Data Center Bridging update message from the firmware. */ | |
479 | static void dcb_rpl(struct adapter *adap, const struct fw_port_cmd *pcmd) | |
480 | { | |
2b5fb1f2 | 481 | int port = FW_PORT_CMD_PORTID_G(ntohl(pcmd->op_to_portid)); |
688848b1 AB |
482 | struct net_device *dev = adap->port[port]; |
483 | int old_dcb_enabled = cxgb4_dcb_enabled(dev); | |
484 | int new_dcb_enabled; | |
485 | ||
486 | cxgb4_dcb_handle_fw_update(adap, pcmd); | |
487 | new_dcb_enabled = cxgb4_dcb_enabled(dev); | |
488 | ||
489 | /* If the DCB has become enabled or disabled on the port then we're | |
490 | * going to need to set up/tear down DCB Priority parameters for the | |
491 | * TX Queues associated with the port. | |
492 | */ | |
493 | if (new_dcb_enabled != old_dcb_enabled) | |
494 | dcb_tx_queue_prio_enable(dev, new_dcb_enabled); | |
495 | } | |
496 | #endif /* CONFIG_CHELSIO_T4_DCB */ | |
497 | ||
f2b7e78d VP |
498 | /* Clear a filter and release any of its resources that we own. This also |
499 | * clears the filter's "pending" status. | |
500 | */ | |
501 | static void clear_filter(struct adapter *adap, struct filter_entry *f) | |
502 | { | |
503 | /* If the new or old filter have loopback rewriteing rules then we'll | |
504 | * need to free any existing Layer Two Table (L2T) entries of the old | |
505 | * filter rule. The firmware will handle freeing up any Source MAC | |
506 | * Table (SMT) entries used for rewriting Source MAC Addresses in | |
507 | * loopback rules. | |
508 | */ | |
509 | if (f->l2t) | |
510 | cxgb4_l2t_release(f->l2t); | |
511 | ||
512 | /* The zeroing of the filter rule below clears the filter valid, | |
513 | * pending, locked flags, l2t pointer, etc. so it's all we need for | |
514 | * this operation. | |
515 | */ | |
516 | memset(f, 0, sizeof(*f)); | |
517 | } | |
518 | ||
519 | /* Handle a filter write/deletion reply. | |
520 | */ | |
521 | static void filter_rpl(struct adapter *adap, const struct cpl_set_tcb_rpl *rpl) | |
522 | { | |
523 | unsigned int idx = GET_TID(rpl); | |
524 | unsigned int nidx = idx - adap->tids.ftid_base; | |
525 | unsigned int ret; | |
526 | struct filter_entry *f; | |
527 | ||
528 | if (idx >= adap->tids.ftid_base && nidx < | |
529 | (adap->tids.nftids + adap->tids.nsftids)) { | |
530 | idx = nidx; | |
bdc590b9 | 531 | ret = TCB_COOKIE_G(rpl->cookie); |
f2b7e78d VP |
532 | f = &adap->tids.ftid_tab[idx]; |
533 | ||
534 | if (ret == FW_FILTER_WR_FLT_DELETED) { | |
535 | /* Clear the filter when we get confirmation from the | |
536 | * hardware that the filter has been deleted. | |
537 | */ | |
538 | clear_filter(adap, f); | |
539 | } else if (ret == FW_FILTER_WR_SMT_TBL_FULL) { | |
540 | dev_err(adap->pdev_dev, "filter %u setup failed due to full SMT\n", | |
541 | idx); | |
542 | clear_filter(adap, f); | |
543 | } else if (ret == FW_FILTER_WR_FLT_ADDED) { | |
544 | f->smtidx = (be64_to_cpu(rpl->oldval) >> 24) & 0xff; | |
545 | f->pending = 0; /* asynchronous setup completed */ | |
546 | f->valid = 1; | |
547 | } else { | |
548 | /* Something went wrong. Issue a warning about the | |
549 | * problem and clear everything out. | |
550 | */ | |
551 | dev_err(adap->pdev_dev, "filter %u setup failed with error %u\n", | |
552 | idx, ret); | |
553 | clear_filter(adap, f); | |
554 | } | |
555 | } | |
556 | } | |
557 | ||
558 | /* Response queue handler for the FW event queue. | |
b8ff05a9 DM |
559 | */ |
560 | static int fwevtq_handler(struct sge_rspq *q, const __be64 *rsp, | |
561 | const struct pkt_gl *gl) | |
562 | { | |
563 | u8 opcode = ((const struct rss_header *)rsp)->opcode; | |
564 | ||
565 | rsp++; /* skip RSS header */ | |
b407a4a9 VP |
566 | |
567 | /* FW can send EGR_UPDATEs encapsulated in a CPL_FW4_MSG. | |
568 | */ | |
569 | if (unlikely(opcode == CPL_FW4_MSG && | |
570 | ((const struct cpl_fw4_msg *)rsp)->type == FW_TYPE_RSSCPL)) { | |
571 | rsp++; | |
572 | opcode = ((const struct rss_header *)rsp)->opcode; | |
573 | rsp++; | |
574 | if (opcode != CPL_SGE_EGR_UPDATE) { | |
575 | dev_err(q->adap->pdev_dev, "unexpected FW4/CPL %#x on FW event queue\n" | |
576 | , opcode); | |
577 | goto out; | |
578 | } | |
579 | } | |
580 | ||
b8ff05a9 DM |
581 | if (likely(opcode == CPL_SGE_EGR_UPDATE)) { |
582 | const struct cpl_sge_egr_update *p = (void *)rsp; | |
bdc590b9 | 583 | unsigned int qid = EGR_QID_G(ntohl(p->opcode_qid)); |
e46dab4d | 584 | struct sge_txq *txq; |
b8ff05a9 | 585 | |
e46dab4d | 586 | txq = q->adap->sge.egr_map[qid - q->adap->sge.egr_start]; |
b8ff05a9 | 587 | txq->restarts++; |
e46dab4d | 588 | if ((u8 *)txq < (u8 *)q->adap->sge.ofldtxq) { |
b8ff05a9 DM |
589 | struct sge_eth_txq *eq; |
590 | ||
591 | eq = container_of(txq, struct sge_eth_txq, q); | |
592 | netif_tx_wake_queue(eq->txq); | |
593 | } else { | |
594 | struct sge_ofld_txq *oq; | |
595 | ||
596 | oq = container_of(txq, struct sge_ofld_txq, q); | |
597 | tasklet_schedule(&oq->qresume_tsk); | |
598 | } | |
599 | } else if (opcode == CPL_FW6_MSG || opcode == CPL_FW4_MSG) { | |
600 | const struct cpl_fw6_msg *p = (void *)rsp; | |
601 | ||
688848b1 AB |
602 | #ifdef CONFIG_CHELSIO_T4_DCB |
603 | const struct fw_port_cmd *pcmd = (const void *)p->data; | |
e2ac9628 | 604 | unsigned int cmd = FW_CMD_OP_G(ntohl(pcmd->op_to_portid)); |
688848b1 | 605 | unsigned int action = |
2b5fb1f2 | 606 | FW_PORT_CMD_ACTION_G(ntohl(pcmd->action_to_len16)); |
688848b1 AB |
607 | |
608 | if (cmd == FW_PORT_CMD && | |
609 | action == FW_PORT_ACTION_GET_PORT_INFO) { | |
2b5fb1f2 | 610 | int port = FW_PORT_CMD_PORTID_G( |
688848b1 AB |
611 | be32_to_cpu(pcmd->op_to_portid)); |
612 | struct net_device *dev = q->adap->port[port]; | |
613 | int state_input = ((pcmd->u.info.dcbxdis_pkd & | |
2b5fb1f2 | 614 | FW_PORT_CMD_DCBXDIS_F) |
688848b1 AB |
615 | ? CXGB4_DCB_INPUT_FW_DISABLED |
616 | : CXGB4_DCB_INPUT_FW_ENABLED); | |
617 | ||
618 | cxgb4_dcb_state_fsm(dev, state_input); | |
619 | } | |
620 | ||
621 | if (cmd == FW_PORT_CMD && | |
622 | action == FW_PORT_ACTION_L2_DCB_CFG) | |
623 | dcb_rpl(q->adap, pcmd); | |
624 | else | |
625 | #endif | |
626 | if (p->type == 0) | |
627 | t4_handle_fw_rpl(q->adap, p->data); | |
b8ff05a9 DM |
628 | } else if (opcode == CPL_L2T_WRITE_RPL) { |
629 | const struct cpl_l2t_write_rpl *p = (void *)rsp; | |
630 | ||
631 | do_l2t_write_rpl(q->adap, p); | |
f2b7e78d VP |
632 | } else if (opcode == CPL_SET_TCB_RPL) { |
633 | const struct cpl_set_tcb_rpl *p = (void *)rsp; | |
634 | ||
635 | filter_rpl(q->adap, p); | |
b8ff05a9 DM |
636 | } else |
637 | dev_err(q->adap->pdev_dev, | |
638 | "unexpected CPL %#x on FW event queue\n", opcode); | |
b407a4a9 | 639 | out: |
b8ff05a9 DM |
640 | return 0; |
641 | } | |
642 | ||
2337ba42 VP |
643 | /* Flush the aggregated lro sessions */ |
644 | static void uldrx_flush_handler(struct sge_rspq *q) | |
645 | { | |
646 | if (ulds[q->uld].lro_flush) | |
647 | ulds[q->uld].lro_flush(&q->lro_mgr); | |
648 | } | |
649 | ||
b8ff05a9 DM |
650 | /** |
651 | * uldrx_handler - response queue handler for ULD queues | |
652 | * @q: the response queue that received the packet | |
653 | * @rsp: the response queue descriptor holding the offload message | |
654 | * @gl: the gather list of packet fragments | |
655 | * | |
656 | * Deliver an ingress offload packet to a ULD. All processing is done by | |
657 | * the ULD, we just maintain statistics. | |
658 | */ | |
659 | static int uldrx_handler(struct sge_rspq *q, const __be64 *rsp, | |
660 | const struct pkt_gl *gl) | |
661 | { | |
662 | struct sge_ofld_rxq *rxq = container_of(q, struct sge_ofld_rxq, rspq); | |
2337ba42 | 663 | int ret; |
b8ff05a9 | 664 | |
b407a4a9 VP |
665 | /* FW can send CPLs encapsulated in a CPL_FW4_MSG. |
666 | */ | |
667 | if (((const struct rss_header *)rsp)->opcode == CPL_FW4_MSG && | |
668 | ((const struct cpl_fw4_msg *)(rsp + 1))->type == FW_TYPE_RSSCPL) | |
669 | rsp += 2; | |
670 | ||
2337ba42 VP |
671 | if (q->flush_handler) |
672 | ret = ulds[q->uld].lro_rx_handler(q->adap->uld_handle[q->uld], | |
673 | rsp, gl, &q->lro_mgr, | |
674 | &q->napi); | |
675 | else | |
676 | ret = ulds[q->uld].rx_handler(q->adap->uld_handle[q->uld], | |
677 | rsp, gl); | |
678 | ||
679 | if (ret) { | |
b8ff05a9 DM |
680 | rxq->stats.nomem++; |
681 | return -1; | |
682 | } | |
2337ba42 | 683 | |
b8ff05a9 DM |
684 | if (gl == NULL) |
685 | rxq->stats.imm++; | |
686 | else if (gl == CXGB4_MSG_AN) | |
687 | rxq->stats.an++; | |
688 | else | |
689 | rxq->stats.pkts++; | |
690 | return 0; | |
691 | } | |
692 | ||
693 | static void disable_msi(struct adapter *adapter) | |
694 | { | |
695 | if (adapter->flags & USING_MSIX) { | |
696 | pci_disable_msix(adapter->pdev); | |
697 | adapter->flags &= ~USING_MSIX; | |
698 | } else if (adapter->flags & USING_MSI) { | |
699 | pci_disable_msi(adapter->pdev); | |
700 | adapter->flags &= ~USING_MSI; | |
701 | } | |
702 | } | |
703 | ||
704 | /* | |
705 | * Interrupt handler for non-data events used with MSI-X. | |
706 | */ | |
707 | static irqreturn_t t4_nondata_intr(int irq, void *cookie) | |
708 | { | |
709 | struct adapter *adap = cookie; | |
0d804338 | 710 | u32 v = t4_read_reg(adap, MYPF_REG(PL_PF_INT_CAUSE_A)); |
b8ff05a9 | 711 | |
0d804338 | 712 | if (v & PFSW_F) { |
b8ff05a9 | 713 | adap->swintr = 1; |
0d804338 | 714 | t4_write_reg(adap, MYPF_REG(PL_PF_INT_CAUSE_A), v); |
b8ff05a9 | 715 | } |
c3c7b121 HS |
716 | if (adap->flags & MASTER_PF) |
717 | t4_slow_intr_handler(adap); | |
b8ff05a9 DM |
718 | return IRQ_HANDLED; |
719 | } | |
720 | ||
721 | /* | |
722 | * Name the MSI-X interrupts. | |
723 | */ | |
724 | static void name_msix_vecs(struct adapter *adap) | |
725 | { | |
ba27816c | 726 | int i, j, msi_idx = 2, n = sizeof(adap->msix_info[0].desc); |
b8ff05a9 DM |
727 | |
728 | /* non-data interrupts */ | |
b1a3c2b6 | 729 | snprintf(adap->msix_info[0].desc, n, "%s", adap->port[0]->name); |
b8ff05a9 DM |
730 | |
731 | /* FW events */ | |
b1a3c2b6 DM |
732 | snprintf(adap->msix_info[1].desc, n, "%s-FWeventq", |
733 | adap->port[0]->name); | |
b8ff05a9 DM |
734 | |
735 | /* Ethernet queues */ | |
736 | for_each_port(adap, j) { | |
737 | struct net_device *d = adap->port[j]; | |
738 | const struct port_info *pi = netdev_priv(d); | |
739 | ||
ba27816c | 740 | for (i = 0; i < pi->nqsets; i++, msi_idx++) |
b8ff05a9 DM |
741 | snprintf(adap->msix_info[msi_idx].desc, n, "%s-Rx%d", |
742 | d->name, i); | |
b8ff05a9 DM |
743 | } |
744 | ||
745 | /* offload queues */ | |
f90ce561 HS |
746 | for_each_iscsirxq(&adap->sge, i) |
747 | snprintf(adap->msix_info[msi_idx++].desc, n, "%s-iscsi%d", | |
b1a3c2b6 | 748 | adap->port[0]->name, i); |
ba27816c | 749 | |
f2692d16 VP |
750 | for_each_iscsitrxq(&adap->sge, i) |
751 | snprintf(adap->msix_info[msi_idx++].desc, n, "%s-iSCSIT%d", | |
752 | adap->port[0]->name, i); | |
753 | ||
ba27816c DM |
754 | for_each_rdmarxq(&adap->sge, i) |
755 | snprintf(adap->msix_info[msi_idx++].desc, n, "%s-rdma%d", | |
b1a3c2b6 | 756 | adap->port[0]->name, i); |
cf38be6d HS |
757 | |
758 | for_each_rdmaciq(&adap->sge, i) | |
759 | snprintf(adap->msix_info[msi_idx++].desc, n, "%s-rdma-ciq%d", | |
760 | adap->port[0]->name, i); | |
b8ff05a9 DM |
761 | } |
762 | ||
763 | static int request_msix_queue_irqs(struct adapter *adap) | |
764 | { | |
765 | struct sge *s = &adap->sge; | |
f90ce561 | 766 | int err, ethqidx, iscsiqidx = 0, rdmaqidx = 0, rdmaciqqidx = 0; |
f2692d16 | 767 | int iscsitqidx = 0; |
cf38be6d | 768 | int msi_index = 2; |
b8ff05a9 DM |
769 | |
770 | err = request_irq(adap->msix_info[1].vec, t4_sge_intr_msix, 0, | |
771 | adap->msix_info[1].desc, &s->fw_evtq); | |
772 | if (err) | |
773 | return err; | |
774 | ||
775 | for_each_ethrxq(s, ethqidx) { | |
404d9e3f VP |
776 | err = request_irq(adap->msix_info[msi_index].vec, |
777 | t4_sge_intr_msix, 0, | |
778 | adap->msix_info[msi_index].desc, | |
b8ff05a9 DM |
779 | &s->ethrxq[ethqidx].rspq); |
780 | if (err) | |
781 | goto unwind; | |
404d9e3f | 782 | msi_index++; |
b8ff05a9 | 783 | } |
f90ce561 | 784 | for_each_iscsirxq(s, iscsiqidx) { |
404d9e3f VP |
785 | err = request_irq(adap->msix_info[msi_index].vec, |
786 | t4_sge_intr_msix, 0, | |
787 | adap->msix_info[msi_index].desc, | |
f90ce561 | 788 | &s->iscsirxq[iscsiqidx].rspq); |
b8ff05a9 DM |
789 | if (err) |
790 | goto unwind; | |
404d9e3f | 791 | msi_index++; |
b8ff05a9 | 792 | } |
f2692d16 VP |
793 | for_each_iscsitrxq(s, iscsitqidx) { |
794 | err = request_irq(adap->msix_info[msi_index].vec, | |
795 | t4_sge_intr_msix, 0, | |
796 | adap->msix_info[msi_index].desc, | |
797 | &s->iscsitrxq[iscsitqidx].rspq); | |
798 | if (err) | |
799 | goto unwind; | |
800 | msi_index++; | |
801 | } | |
b8ff05a9 | 802 | for_each_rdmarxq(s, rdmaqidx) { |
404d9e3f VP |
803 | err = request_irq(adap->msix_info[msi_index].vec, |
804 | t4_sge_intr_msix, 0, | |
805 | adap->msix_info[msi_index].desc, | |
b8ff05a9 DM |
806 | &s->rdmarxq[rdmaqidx].rspq); |
807 | if (err) | |
808 | goto unwind; | |
404d9e3f | 809 | msi_index++; |
b8ff05a9 | 810 | } |
cf38be6d HS |
811 | for_each_rdmaciq(s, rdmaciqqidx) { |
812 | err = request_irq(adap->msix_info[msi_index].vec, | |
813 | t4_sge_intr_msix, 0, | |
814 | adap->msix_info[msi_index].desc, | |
815 | &s->rdmaciq[rdmaciqqidx].rspq); | |
816 | if (err) | |
817 | goto unwind; | |
818 | msi_index++; | |
819 | } | |
b8ff05a9 DM |
820 | return 0; |
821 | ||
822 | unwind: | |
cf38be6d HS |
823 | while (--rdmaciqqidx >= 0) |
824 | free_irq(adap->msix_info[--msi_index].vec, | |
825 | &s->rdmaciq[rdmaciqqidx].rspq); | |
b8ff05a9 | 826 | while (--rdmaqidx >= 0) |
404d9e3f | 827 | free_irq(adap->msix_info[--msi_index].vec, |
b8ff05a9 | 828 | &s->rdmarxq[rdmaqidx].rspq); |
f2692d16 VP |
829 | while (--iscsitqidx >= 0) |
830 | free_irq(adap->msix_info[--msi_index].vec, | |
831 | &s->iscsitrxq[iscsitqidx].rspq); | |
f90ce561 | 832 | while (--iscsiqidx >= 0) |
404d9e3f | 833 | free_irq(adap->msix_info[--msi_index].vec, |
f90ce561 | 834 | &s->iscsirxq[iscsiqidx].rspq); |
b8ff05a9 | 835 | while (--ethqidx >= 0) |
404d9e3f VP |
836 | free_irq(adap->msix_info[--msi_index].vec, |
837 | &s->ethrxq[ethqidx].rspq); | |
b8ff05a9 DM |
838 | free_irq(adap->msix_info[1].vec, &s->fw_evtq); |
839 | return err; | |
840 | } | |
841 | ||
842 | static void free_msix_queue_irqs(struct adapter *adap) | |
843 | { | |
404d9e3f | 844 | int i, msi_index = 2; |
b8ff05a9 DM |
845 | struct sge *s = &adap->sge; |
846 | ||
847 | free_irq(adap->msix_info[1].vec, &s->fw_evtq); | |
848 | for_each_ethrxq(s, i) | |
404d9e3f | 849 | free_irq(adap->msix_info[msi_index++].vec, &s->ethrxq[i].rspq); |
f90ce561 HS |
850 | for_each_iscsirxq(s, i) |
851 | free_irq(adap->msix_info[msi_index++].vec, | |
852 | &s->iscsirxq[i].rspq); | |
f2692d16 VP |
853 | for_each_iscsitrxq(s, i) |
854 | free_irq(adap->msix_info[msi_index++].vec, | |
855 | &s->iscsitrxq[i].rspq); | |
b8ff05a9 | 856 | for_each_rdmarxq(s, i) |
404d9e3f | 857 | free_irq(adap->msix_info[msi_index++].vec, &s->rdmarxq[i].rspq); |
cf38be6d HS |
858 | for_each_rdmaciq(s, i) |
859 | free_irq(adap->msix_info[msi_index++].vec, &s->rdmaciq[i].rspq); | |
b8ff05a9 DM |
860 | } |
861 | ||
671b0060 | 862 | /** |
812034f1 | 863 | * cxgb4_write_rss - write the RSS table for a given port |
671b0060 DM |
864 | * @pi: the port |
865 | * @queues: array of queue indices for RSS | |
866 | * | |
867 | * Sets up the portion of the HW RSS table for the port's VI to distribute | |
868 | * packets to the Rx queues in @queues. | |
c035e183 | 869 | * Should never be called before setting up sge eth rx queues |
671b0060 | 870 | */ |
812034f1 | 871 | int cxgb4_write_rss(const struct port_info *pi, const u16 *queues) |
671b0060 DM |
872 | { |
873 | u16 *rss; | |
874 | int i, err; | |
c035e183 HS |
875 | struct adapter *adapter = pi->adapter; |
876 | const struct sge_eth_rxq *rxq; | |
671b0060 | 877 | |
c035e183 | 878 | rxq = &adapter->sge.ethrxq[pi->first_qset]; |
671b0060 DM |
879 | rss = kmalloc(pi->rss_size * sizeof(u16), GFP_KERNEL); |
880 | if (!rss) | |
881 | return -ENOMEM; | |
882 | ||
883 | /* map the queue indices to queue ids */ | |
884 | for (i = 0; i < pi->rss_size; i++, queues++) | |
c035e183 | 885 | rss[i] = rxq[*queues].rspq.abs_id; |
671b0060 | 886 | |
b2612722 | 887 | err = t4_config_rss_range(adapter, adapter->pf, pi->viid, 0, |
060e0c75 | 888 | pi->rss_size, rss, pi->rss_size); |
c035e183 HS |
889 | /* If Tunnel All Lookup isn't specified in the global RSS |
890 | * Configuration, then we need to specify a default Ingress | |
891 | * Queue for any ingress packets which aren't hashed. We'll | |
892 | * use our first ingress queue ... | |
893 | */ | |
894 | if (!err) | |
895 | err = t4_config_vi_rss(adapter, adapter->mbox, pi->viid, | |
896 | FW_RSS_VI_CONFIG_CMD_IP6FOURTUPEN_F | | |
897 | FW_RSS_VI_CONFIG_CMD_IP6TWOTUPEN_F | | |
898 | FW_RSS_VI_CONFIG_CMD_IP4FOURTUPEN_F | | |
899 | FW_RSS_VI_CONFIG_CMD_IP4TWOTUPEN_F | | |
900 | FW_RSS_VI_CONFIG_CMD_UDPEN_F, | |
901 | rss[0]); | |
671b0060 DM |
902 | kfree(rss); |
903 | return err; | |
904 | } | |
905 | ||
b8ff05a9 DM |
906 | /** |
907 | * setup_rss - configure RSS | |
908 | * @adap: the adapter | |
909 | * | |
671b0060 | 910 | * Sets up RSS for each port. |
b8ff05a9 DM |
911 | */ |
912 | static int setup_rss(struct adapter *adap) | |
913 | { | |
c035e183 | 914 | int i, j, err; |
b8ff05a9 DM |
915 | |
916 | for_each_port(adap, i) { | |
917 | const struct port_info *pi = adap2pinfo(adap, i); | |
b8ff05a9 | 918 | |
c035e183 HS |
919 | /* Fill default values with equal distribution */ |
920 | for (j = 0; j < pi->rss_size; j++) | |
921 | pi->rss[j] = j % pi->nqsets; | |
922 | ||
812034f1 | 923 | err = cxgb4_write_rss(pi, pi->rss); |
b8ff05a9 DM |
924 | if (err) |
925 | return err; | |
926 | } | |
927 | return 0; | |
928 | } | |
929 | ||
e46dab4d DM |
930 | /* |
931 | * Return the channel of the ingress queue with the given qid. | |
932 | */ | |
933 | static unsigned int rxq_to_chan(const struct sge *p, unsigned int qid) | |
934 | { | |
935 | qid -= p->ingr_start; | |
936 | return netdev2pinfo(p->ingr_map[qid]->netdev)->tx_chan; | |
937 | } | |
938 | ||
b8ff05a9 DM |
939 | /* |
940 | * Wait until all NAPI handlers are descheduled. | |
941 | */ | |
942 | static void quiesce_rx(struct adapter *adap) | |
943 | { | |
944 | int i; | |
945 | ||
4b8e27a8 | 946 | for (i = 0; i < adap->sge.ingr_sz; i++) { |
b8ff05a9 DM |
947 | struct sge_rspq *q = adap->sge.ingr_map[i]; |
948 | ||
3a336cb1 | 949 | if (q && q->handler) { |
b8ff05a9 | 950 | napi_disable(&q->napi); |
3a336cb1 HS |
951 | local_bh_disable(); |
952 | while (!cxgb_poll_lock_napi(q)) | |
953 | mdelay(1); | |
954 | local_bh_enable(); | |
955 | } | |
956 | ||
b8ff05a9 DM |
957 | } |
958 | } | |
959 | ||
b37987e8 HS |
960 | /* Disable interrupt and napi handler */ |
961 | static void disable_interrupts(struct adapter *adap) | |
962 | { | |
963 | if (adap->flags & FULL_INIT_DONE) { | |
964 | t4_intr_disable(adap); | |
965 | if (adap->flags & USING_MSIX) { | |
966 | free_msix_queue_irqs(adap); | |
967 | free_irq(adap->msix_info[0].vec, adap); | |
968 | } else { | |
969 | free_irq(adap->pdev->irq, adap); | |
970 | } | |
971 | quiesce_rx(adap); | |
972 | } | |
973 | } | |
974 | ||
b8ff05a9 DM |
975 | /* |
976 | * Enable NAPI scheduling and interrupt generation for all Rx queues. | |
977 | */ | |
978 | static void enable_rx(struct adapter *adap) | |
979 | { | |
980 | int i; | |
981 | ||
4b8e27a8 | 982 | for (i = 0; i < adap->sge.ingr_sz; i++) { |
b8ff05a9 DM |
983 | struct sge_rspq *q = adap->sge.ingr_map[i]; |
984 | ||
985 | if (!q) | |
986 | continue; | |
3a336cb1 HS |
987 | if (q->handler) { |
988 | cxgb_busy_poll_init_lock(q); | |
b8ff05a9 | 989 | napi_enable(&q->napi); |
3a336cb1 | 990 | } |
b8ff05a9 | 991 | /* 0-increment GTS to start the timer and enable interrupts */ |
f612b815 HS |
992 | t4_write_reg(adap, MYPF_REG(SGE_PF_GTS_A), |
993 | SEINTARM_V(q->intr_params) | | |
994 | INGRESSQID_V(q->cntxt_id)); | |
b8ff05a9 DM |
995 | } |
996 | } | |
997 | ||
1c6a5b0e HS |
998 | static int alloc_ofld_rxqs(struct adapter *adap, struct sge_ofld_rxq *q, |
999 | unsigned int nq, unsigned int per_chan, int msi_idx, | |
2337ba42 | 1000 | u16 *ids, bool lro) |
1c6a5b0e HS |
1001 | { |
1002 | int i, err; | |
1003 | ||
1004 | for (i = 0; i < nq; i++, q++) { | |
1005 | if (msi_idx > 0) | |
1006 | msi_idx++; | |
1007 | err = t4_sge_alloc_rxq(adap, &q->rspq, false, | |
1008 | adap->port[i / per_chan], | |
1009 | msi_idx, q->fl.size ? &q->fl : NULL, | |
2337ba42 VP |
1010 | uldrx_handler, |
1011 | lro ? uldrx_flush_handler : NULL, | |
1012 | 0); | |
1c6a5b0e HS |
1013 | if (err) |
1014 | return err; | |
1015 | memset(&q->stats, 0, sizeof(q->stats)); | |
1016 | if (ids) | |
1017 | ids[i] = q->rspq.abs_id; | |
1018 | } | |
1019 | return 0; | |
1020 | } | |
1021 | ||
b8ff05a9 DM |
1022 | /** |
1023 | * setup_sge_queues - configure SGE Tx/Rx/response queues | |
1024 | * @adap: the adapter | |
1025 | * | |
1026 | * Determines how many sets of SGE queues to use and initializes them. | |
1027 | * We support multiple queue sets per port if we have MSI-X, otherwise | |
1028 | * just one queue set per port. | |
1029 | */ | |
1030 | static int setup_sge_queues(struct adapter *adap) | |
1031 | { | |
1032 | int err, msi_idx, i, j; | |
1033 | struct sge *s = &adap->sge; | |
1034 | ||
4b8e27a8 HS |
1035 | bitmap_zero(s->starving_fl, s->egr_sz); |
1036 | bitmap_zero(s->txq_maperr, s->egr_sz); | |
b8ff05a9 DM |
1037 | |
1038 | if (adap->flags & USING_MSIX) | |
1039 | msi_idx = 1; /* vector 0 is for non-queue interrupts */ | |
1040 | else { | |
1041 | err = t4_sge_alloc_rxq(adap, &s->intrq, false, adap->port[0], 0, | |
2337ba42 | 1042 | NULL, NULL, NULL, -1); |
b8ff05a9 DM |
1043 | if (err) |
1044 | return err; | |
1045 | msi_idx = -((int)s->intrq.abs_id + 1); | |
1046 | } | |
1047 | ||
4b8e27a8 HS |
1048 | /* NOTE: If you add/delete any Ingress/Egress Queue allocations in here, |
1049 | * don't forget to update the following which need to be | |
1050 | * synchronized to and changes here. | |
1051 | * | |
1052 | * 1. The calculations of MAX_INGQ in cxgb4.h. | |
1053 | * | |
1054 | * 2. Update enable_msix/name_msix_vecs/request_msix_queue_irqs | |
1055 | * to accommodate any new/deleted Ingress Queues | |
1056 | * which need MSI-X Vectors. | |
1057 | * | |
1058 | * 3. Update sge_qinfo_show() to include information on the | |
1059 | * new/deleted queues. | |
1060 | */ | |
b8ff05a9 | 1061 | err = t4_sge_alloc_rxq(adap, &s->fw_evtq, true, adap->port[0], |
2337ba42 | 1062 | msi_idx, NULL, fwevtq_handler, NULL, -1); |
b8ff05a9 DM |
1063 | if (err) { |
1064 | freeout: t4_free_sge_resources(adap); | |
1065 | return err; | |
1066 | } | |
1067 | ||
1068 | for_each_port(adap, i) { | |
1069 | struct net_device *dev = adap->port[i]; | |
1070 | struct port_info *pi = netdev_priv(dev); | |
1071 | struct sge_eth_rxq *q = &s->ethrxq[pi->first_qset]; | |
1072 | struct sge_eth_txq *t = &s->ethtxq[pi->first_qset]; | |
1073 | ||
1074 | for (j = 0; j < pi->nqsets; j++, q++) { | |
1075 | if (msi_idx > 0) | |
1076 | msi_idx++; | |
1077 | err = t4_sge_alloc_rxq(adap, &q->rspq, false, dev, | |
1078 | msi_idx, &q->fl, | |
145ef8a5 | 1079 | t4_ethrx_handler, |
2337ba42 | 1080 | NULL, |
145ef8a5 HS |
1081 | t4_get_mps_bg_map(adap, |
1082 | pi->tx_chan)); | |
b8ff05a9 DM |
1083 | if (err) |
1084 | goto freeout; | |
1085 | q->rspq.idx = j; | |
1086 | memset(&q->stats, 0, sizeof(q->stats)); | |
1087 | } | |
1088 | for (j = 0; j < pi->nqsets; j++, t++) { | |
1089 | err = t4_sge_alloc_eth_txq(adap, t, dev, | |
1090 | netdev_get_tx_queue(dev, j), | |
1091 | s->fw_evtq.cntxt_id); | |
1092 | if (err) | |
1093 | goto freeout; | |
1094 | } | |
1095 | } | |
1096 | ||
f90ce561 HS |
1097 | j = s->iscsiqsets / adap->params.nports; /* iscsi queues per channel */ |
1098 | for_each_iscsirxq(s, i) { | |
1c6a5b0e HS |
1099 | err = t4_sge_alloc_ofld_txq(adap, &s->ofldtxq[i], |
1100 | adap->port[i / j], | |
b8ff05a9 DM |
1101 | s->fw_evtq.cntxt_id); |
1102 | if (err) | |
1103 | goto freeout; | |
1104 | } | |
1105 | ||
2337ba42 VP |
1106 | #define ALLOC_OFLD_RXQS(firstq, nq, per_chan, ids, lro) do { \ |
1107 | err = alloc_ofld_rxqs(adap, firstq, nq, per_chan, msi_idx, ids, lro); \ | |
1c6a5b0e HS |
1108 | if (err) \ |
1109 | goto freeout; \ | |
1110 | if (msi_idx > 0) \ | |
1111 | msi_idx += nq; \ | |
1112 | } while (0) | |
b8ff05a9 | 1113 | |
2337ba42 VP |
1114 | ALLOC_OFLD_RXQS(s->iscsirxq, s->iscsiqsets, j, s->iscsi_rxq, false); |
1115 | ALLOC_OFLD_RXQS(s->iscsitrxq, s->niscsitq, j, s->iscsit_rxq, true); | |
1116 | ALLOC_OFLD_RXQS(s->rdmarxq, s->rdmaqs, 1, s->rdma_rxq, false); | |
f36e58e5 | 1117 | j = s->rdmaciqs / adap->params.nports; /* rdmaq queues per channel */ |
2337ba42 | 1118 | ALLOC_OFLD_RXQS(s->rdmaciq, s->rdmaciqs, j, s->rdma_ciq, false); |
b8ff05a9 | 1119 | |
1c6a5b0e | 1120 | #undef ALLOC_OFLD_RXQS |
cf38be6d | 1121 | |
b8ff05a9 DM |
1122 | for_each_port(adap, i) { |
1123 | /* | |
1124 | * Note that ->rdmarxq[i].rspq.cntxt_id below is 0 if we don't | |
1125 | * have RDMA queues, and that's the right value. | |
1126 | */ | |
1127 | err = t4_sge_alloc_ctrl_txq(adap, &s->ctrlq[i], adap->port[i], | |
1128 | s->fw_evtq.cntxt_id, | |
1129 | s->rdmarxq[i].rspq.cntxt_id); | |
1130 | if (err) | |
1131 | goto freeout; | |
1132 | } | |
1133 | ||
9bb59b96 | 1134 | t4_write_reg(adap, is_t4(adap->params.chip) ? |
837e4a42 HS |
1135 | MPS_TRC_RSS_CONTROL_A : |
1136 | MPS_T5_TRC_RSS_CONTROL_A, | |
1137 | RSSCONTROL_V(netdev2pinfo(adap->port[0])->tx_chan) | | |
1138 | QUEUENUMBER_V(s->ethrxq[0].rspq.abs_id)); | |
b8ff05a9 DM |
1139 | return 0; |
1140 | } | |
1141 | ||
b8ff05a9 DM |
1142 | /* |
1143 | * Allocate a chunk of memory using kmalloc or, if that fails, vmalloc. | |
1144 | * The allocated memory is cleared. | |
1145 | */ | |
1146 | void *t4_alloc_mem(size_t size) | |
1147 | { | |
8be04b93 | 1148 | void *p = kzalloc(size, GFP_KERNEL | __GFP_NOWARN); |
b8ff05a9 DM |
1149 | |
1150 | if (!p) | |
89bf67f1 | 1151 | p = vzalloc(size); |
b8ff05a9 DM |
1152 | return p; |
1153 | } | |
1154 | ||
1155 | /* | |
1156 | * Free memory allocated through alloc_mem(). | |
1157 | */ | |
fd88b31a | 1158 | void t4_free_mem(void *addr) |
b8ff05a9 | 1159 | { |
d2fcb548 | 1160 | kvfree(addr); |
b8ff05a9 DM |
1161 | } |
1162 | ||
f2b7e78d VP |
1163 | /* Send a Work Request to write the filter at a specified index. We construct |
1164 | * a Firmware Filter Work Request to have the work done and put the indicated | |
1165 | * filter into "pending" mode which will prevent any further actions against | |
1166 | * it till we get a reply from the firmware on the completion status of the | |
1167 | * request. | |
1168 | */ | |
1169 | static int set_filter_wr(struct adapter *adapter, int fidx) | |
1170 | { | |
1171 | struct filter_entry *f = &adapter->tids.ftid_tab[fidx]; | |
1172 | struct sk_buff *skb; | |
1173 | struct fw_filter_wr *fwr; | |
1174 | unsigned int ftid; | |
1175 | ||
f72f116a MH |
1176 | skb = alloc_skb(sizeof(*fwr), GFP_KERNEL); |
1177 | if (!skb) | |
1178 | return -ENOMEM; | |
1179 | ||
f2b7e78d VP |
1180 | /* If the new filter requires loopback Destination MAC and/or VLAN |
1181 | * rewriting then we need to allocate a Layer 2 Table (L2T) entry for | |
1182 | * the filter. | |
1183 | */ | |
1184 | if (f->fs.newdmac || f->fs.newvlan) { | |
1185 | /* allocate L2T entry for new filter */ | |
f7502659 HS |
1186 | f->l2t = t4_l2t_alloc_switching(adapter, f->fs.vlan, |
1187 | f->fs.eport, f->fs.dmac); | |
f72f116a | 1188 | if (f->l2t == NULL) { |
f72f116a | 1189 | kfree_skb(skb); |
f2b7e78d VP |
1190 | return -ENOMEM; |
1191 | } | |
1192 | } | |
1193 | ||
1194 | ftid = adapter->tids.ftid_base + fidx; | |
1195 | ||
f2b7e78d VP |
1196 | fwr = (struct fw_filter_wr *)__skb_put(skb, sizeof(*fwr)); |
1197 | memset(fwr, 0, sizeof(*fwr)); | |
1198 | ||
1199 | /* It would be nice to put most of the following in t4_hw.c but most | |
1200 | * of the work is translating the cxgbtool ch_filter_specification | |
1201 | * into the Work Request and the definition of that structure is | |
1202 | * currently in cxgbtool.h which isn't appropriate to pull into the | |
1203 | * common code. We may eventually try to come up with a more neutral | |
1204 | * filter specification structure but for now it's easiest to simply | |
1205 | * put this fairly direct code in line ... | |
1206 | */ | |
e2ac9628 HS |
1207 | fwr->op_pkd = htonl(FW_WR_OP_V(FW_FILTER_WR)); |
1208 | fwr->len16_pkd = htonl(FW_WR_LEN16_V(sizeof(*fwr)/16)); | |
f2b7e78d | 1209 | fwr->tid_to_iq = |
77a80e23 HS |
1210 | htonl(FW_FILTER_WR_TID_V(ftid) | |
1211 | FW_FILTER_WR_RQTYPE_V(f->fs.type) | | |
1212 | FW_FILTER_WR_NOREPLY_V(0) | | |
1213 | FW_FILTER_WR_IQ_V(f->fs.iq)); | |
f2b7e78d | 1214 | fwr->del_filter_to_l2tix = |
77a80e23 HS |
1215 | htonl(FW_FILTER_WR_RPTTID_V(f->fs.rpttid) | |
1216 | FW_FILTER_WR_DROP_V(f->fs.action == FILTER_DROP) | | |
1217 | FW_FILTER_WR_DIRSTEER_V(f->fs.dirsteer) | | |
1218 | FW_FILTER_WR_MASKHASH_V(f->fs.maskhash) | | |
1219 | FW_FILTER_WR_DIRSTEERHASH_V(f->fs.dirsteerhash) | | |
1220 | FW_FILTER_WR_LPBK_V(f->fs.action == FILTER_SWITCH) | | |
1221 | FW_FILTER_WR_DMAC_V(f->fs.newdmac) | | |
1222 | FW_FILTER_WR_SMAC_V(f->fs.newsmac) | | |
1223 | FW_FILTER_WR_INSVLAN_V(f->fs.newvlan == VLAN_INSERT || | |
f2b7e78d | 1224 | f->fs.newvlan == VLAN_REWRITE) | |
77a80e23 | 1225 | FW_FILTER_WR_RMVLAN_V(f->fs.newvlan == VLAN_REMOVE || |
f2b7e78d | 1226 | f->fs.newvlan == VLAN_REWRITE) | |
77a80e23 HS |
1227 | FW_FILTER_WR_HITCNTS_V(f->fs.hitcnts) | |
1228 | FW_FILTER_WR_TXCHAN_V(f->fs.eport) | | |
1229 | FW_FILTER_WR_PRIO_V(f->fs.prio) | | |
1230 | FW_FILTER_WR_L2TIX_V(f->l2t ? f->l2t->idx : 0)); | |
f2b7e78d VP |
1231 | fwr->ethtype = htons(f->fs.val.ethtype); |
1232 | fwr->ethtypem = htons(f->fs.mask.ethtype); | |
1233 | fwr->frag_to_ovlan_vldm = | |
77a80e23 HS |
1234 | (FW_FILTER_WR_FRAG_V(f->fs.val.frag) | |
1235 | FW_FILTER_WR_FRAGM_V(f->fs.mask.frag) | | |
1236 | FW_FILTER_WR_IVLAN_VLD_V(f->fs.val.ivlan_vld) | | |
1237 | FW_FILTER_WR_OVLAN_VLD_V(f->fs.val.ovlan_vld) | | |
1238 | FW_FILTER_WR_IVLAN_VLDM_V(f->fs.mask.ivlan_vld) | | |
1239 | FW_FILTER_WR_OVLAN_VLDM_V(f->fs.mask.ovlan_vld)); | |
f2b7e78d VP |
1240 | fwr->smac_sel = 0; |
1241 | fwr->rx_chan_rx_rpl_iq = | |
77a80e23 HS |
1242 | htons(FW_FILTER_WR_RX_CHAN_V(0) | |
1243 | FW_FILTER_WR_RX_RPL_IQ_V(adapter->sge.fw_evtq.abs_id)); | |
f2b7e78d | 1244 | fwr->maci_to_matchtypem = |
77a80e23 HS |
1245 | htonl(FW_FILTER_WR_MACI_V(f->fs.val.macidx) | |
1246 | FW_FILTER_WR_MACIM_V(f->fs.mask.macidx) | | |
1247 | FW_FILTER_WR_FCOE_V(f->fs.val.fcoe) | | |
1248 | FW_FILTER_WR_FCOEM_V(f->fs.mask.fcoe) | | |
1249 | FW_FILTER_WR_PORT_V(f->fs.val.iport) | | |
1250 | FW_FILTER_WR_PORTM_V(f->fs.mask.iport) | | |
1251 | FW_FILTER_WR_MATCHTYPE_V(f->fs.val.matchtype) | | |
1252 | FW_FILTER_WR_MATCHTYPEM_V(f->fs.mask.matchtype)); | |
f2b7e78d VP |
1253 | fwr->ptcl = f->fs.val.proto; |
1254 | fwr->ptclm = f->fs.mask.proto; | |
1255 | fwr->ttyp = f->fs.val.tos; | |
1256 | fwr->ttypm = f->fs.mask.tos; | |
1257 | fwr->ivlan = htons(f->fs.val.ivlan); | |
1258 | fwr->ivlanm = htons(f->fs.mask.ivlan); | |
1259 | fwr->ovlan = htons(f->fs.val.ovlan); | |
1260 | fwr->ovlanm = htons(f->fs.mask.ovlan); | |
1261 | memcpy(fwr->lip, f->fs.val.lip, sizeof(fwr->lip)); | |
1262 | memcpy(fwr->lipm, f->fs.mask.lip, sizeof(fwr->lipm)); | |
1263 | memcpy(fwr->fip, f->fs.val.fip, sizeof(fwr->fip)); | |
1264 | memcpy(fwr->fipm, f->fs.mask.fip, sizeof(fwr->fipm)); | |
1265 | fwr->lp = htons(f->fs.val.lport); | |
1266 | fwr->lpm = htons(f->fs.mask.lport); | |
1267 | fwr->fp = htons(f->fs.val.fport); | |
1268 | fwr->fpm = htons(f->fs.mask.fport); | |
1269 | if (f->fs.newsmac) | |
1270 | memcpy(fwr->sma, f->fs.smac, sizeof(fwr->sma)); | |
1271 | ||
1272 | /* Mark the filter as "pending" and ship off the Filter Work Request. | |
1273 | * When we get the Work Request Reply we'll clear the pending status. | |
1274 | */ | |
1275 | f->pending = 1; | |
1276 | set_wr_txq(skb, CPL_PRIORITY_CONTROL, f->fs.val.iport & 0x3); | |
1277 | t4_ofld_send(adapter, skb); | |
1278 | return 0; | |
1279 | } | |
1280 | ||
1281 | /* Delete the filter at a specified index. | |
1282 | */ | |
1283 | static int del_filter_wr(struct adapter *adapter, int fidx) | |
1284 | { | |
1285 | struct filter_entry *f = &adapter->tids.ftid_tab[fidx]; | |
1286 | struct sk_buff *skb; | |
1287 | struct fw_filter_wr *fwr; | |
1288 | unsigned int len, ftid; | |
1289 | ||
1290 | len = sizeof(*fwr); | |
1291 | ftid = adapter->tids.ftid_base + fidx; | |
1292 | ||
f72f116a MH |
1293 | skb = alloc_skb(len, GFP_KERNEL); |
1294 | if (!skb) | |
1295 | return -ENOMEM; | |
1296 | ||
f2b7e78d VP |
1297 | fwr = (struct fw_filter_wr *)__skb_put(skb, len); |
1298 | t4_mk_filtdelwr(ftid, fwr, adapter->sge.fw_evtq.abs_id); | |
1299 | ||
1300 | /* Mark the filter as "pending" and ship off the Filter Work Request. | |
1301 | * When we get the Work Request Reply we'll clear the pending status. | |
1302 | */ | |
1303 | f->pending = 1; | |
1304 | t4_mgmt_tx(adapter, skb); | |
1305 | return 0; | |
1306 | } | |
1307 | ||
688848b1 AB |
1308 | static u16 cxgb_select_queue(struct net_device *dev, struct sk_buff *skb, |
1309 | void *accel_priv, select_queue_fallback_t fallback) | |
1310 | { | |
1311 | int txq; | |
1312 | ||
1313 | #ifdef CONFIG_CHELSIO_T4_DCB | |
1314 | /* If a Data Center Bridging has been successfully negotiated on this | |
1315 | * link then we'll use the skb's priority to map it to a TX Queue. | |
1316 | * The skb's priority is determined via the VLAN Tag Priority Code | |
1317 | * Point field. | |
1318 | */ | |
1319 | if (cxgb4_dcb_enabled(dev)) { | |
1320 | u16 vlan_tci; | |
1321 | int err; | |
1322 | ||
1323 | err = vlan_get_tag(skb, &vlan_tci); | |
1324 | if (unlikely(err)) { | |
1325 | if (net_ratelimit()) | |
1326 | netdev_warn(dev, | |
1327 | "TX Packet without VLAN Tag on DCB Link\n"); | |
1328 | txq = 0; | |
1329 | } else { | |
1330 | txq = (vlan_tci & VLAN_PRIO_MASK) >> VLAN_PRIO_SHIFT; | |
84a200b3 VP |
1331 | #ifdef CONFIG_CHELSIO_T4_FCOE |
1332 | if (skb->protocol == htons(ETH_P_FCOE)) | |
1333 | txq = skb->priority & 0x7; | |
1334 | #endif /* CONFIG_CHELSIO_T4_FCOE */ | |
688848b1 AB |
1335 | } |
1336 | return txq; | |
1337 | } | |
1338 | #endif /* CONFIG_CHELSIO_T4_DCB */ | |
1339 | ||
1340 | if (select_queue) { | |
1341 | txq = (skb_rx_queue_recorded(skb) | |
1342 | ? skb_get_rx_queue(skb) | |
1343 | : smp_processor_id()); | |
1344 | ||
1345 | while (unlikely(txq >= dev->real_num_tx_queues)) | |
1346 | txq -= dev->real_num_tx_queues; | |
1347 | ||
1348 | return txq; | |
1349 | } | |
1350 | ||
1351 | return fallback(dev, skb) % dev->real_num_tx_queues; | |
1352 | } | |
1353 | ||
b8ff05a9 DM |
1354 | static int closest_timer(const struct sge *s, int time) |
1355 | { | |
1356 | int i, delta, match = 0, min_delta = INT_MAX; | |
1357 | ||
1358 | for (i = 0; i < ARRAY_SIZE(s->timer_val); i++) { | |
1359 | delta = time - s->timer_val[i]; | |
1360 | if (delta < 0) | |
1361 | delta = -delta; | |
1362 | if (delta < min_delta) { | |
1363 | min_delta = delta; | |
1364 | match = i; | |
1365 | } | |
1366 | } | |
1367 | return match; | |
1368 | } | |
1369 | ||
1370 | static int closest_thres(const struct sge *s, int thres) | |
1371 | { | |
1372 | int i, delta, match = 0, min_delta = INT_MAX; | |
1373 | ||
1374 | for (i = 0; i < ARRAY_SIZE(s->counter_val); i++) { | |
1375 | delta = thres - s->counter_val[i]; | |
1376 | if (delta < 0) | |
1377 | delta = -delta; | |
1378 | if (delta < min_delta) { | |
1379 | min_delta = delta; | |
1380 | match = i; | |
1381 | } | |
1382 | } | |
1383 | return match; | |
1384 | } | |
1385 | ||
b8ff05a9 | 1386 | /** |
812034f1 | 1387 | * cxgb4_set_rspq_intr_params - set a queue's interrupt holdoff parameters |
b8ff05a9 DM |
1388 | * @q: the Rx queue |
1389 | * @us: the hold-off time in us, or 0 to disable timer | |
1390 | * @cnt: the hold-off packet count, or 0 to disable counter | |
1391 | * | |
1392 | * Sets an Rx queue's interrupt hold-off time and packet count. At least | |
1393 | * one of the two needs to be enabled for the queue to generate interrupts. | |
1394 | */ | |
812034f1 HS |
1395 | int cxgb4_set_rspq_intr_params(struct sge_rspq *q, |
1396 | unsigned int us, unsigned int cnt) | |
b8ff05a9 | 1397 | { |
c887ad0e HS |
1398 | struct adapter *adap = q->adap; |
1399 | ||
b8ff05a9 DM |
1400 | if ((us | cnt) == 0) |
1401 | cnt = 1; | |
1402 | ||
1403 | if (cnt) { | |
1404 | int err; | |
1405 | u32 v, new_idx; | |
1406 | ||
1407 | new_idx = closest_thres(&adap->sge, cnt); | |
1408 | if (q->desc && q->pktcnt_idx != new_idx) { | |
1409 | /* the queue has already been created, update it */ | |
5167865a HS |
1410 | v = FW_PARAMS_MNEM_V(FW_PARAMS_MNEM_DMAQ) | |
1411 | FW_PARAMS_PARAM_X_V( | |
1412 | FW_PARAMS_PARAM_DMAQ_IQ_INTCNTTHRESH) | | |
1413 | FW_PARAMS_PARAM_YZ_V(q->cntxt_id); | |
b2612722 HS |
1414 | err = t4_set_params(adap, adap->mbox, adap->pf, 0, 1, |
1415 | &v, &new_idx); | |
b8ff05a9 DM |
1416 | if (err) |
1417 | return err; | |
1418 | } | |
1419 | q->pktcnt_idx = new_idx; | |
1420 | } | |
1421 | ||
1422 | us = us == 0 ? 6 : closest_timer(&adap->sge, us); | |
1ecc7b7a | 1423 | q->intr_params = QINTR_TIMER_IDX_V(us) | QINTR_CNT_EN_V(cnt > 0); |
b8ff05a9 DM |
1424 | return 0; |
1425 | } | |
1426 | ||
c8f44aff | 1427 | static int cxgb_set_features(struct net_device *dev, netdev_features_t features) |
87b6cf51 | 1428 | { |
2ed28baa | 1429 | const struct port_info *pi = netdev_priv(dev); |
c8f44aff | 1430 | netdev_features_t changed = dev->features ^ features; |
19ecae2c | 1431 | int err; |
19ecae2c | 1432 | |
f646968f | 1433 | if (!(changed & NETIF_F_HW_VLAN_CTAG_RX)) |
2ed28baa | 1434 | return 0; |
19ecae2c | 1435 | |
b2612722 | 1436 | err = t4_set_rxmode(pi->adapter, pi->adapter->pf, pi->viid, -1, |
2ed28baa | 1437 | -1, -1, -1, |
f646968f | 1438 | !!(features & NETIF_F_HW_VLAN_CTAG_RX), true); |
2ed28baa | 1439 | if (unlikely(err)) |
f646968f | 1440 | dev->features = features ^ NETIF_F_HW_VLAN_CTAG_RX; |
19ecae2c | 1441 | return err; |
87b6cf51 DM |
1442 | } |
1443 | ||
91744948 | 1444 | static int setup_debugfs(struct adapter *adap) |
b8ff05a9 | 1445 | { |
b8ff05a9 DM |
1446 | if (IS_ERR_OR_NULL(adap->debugfs_root)) |
1447 | return -1; | |
1448 | ||
fd88b31a HS |
1449 | #ifdef CONFIG_DEBUG_FS |
1450 | t4_setup_debugfs(adap); | |
1451 | #endif | |
b8ff05a9 DM |
1452 | return 0; |
1453 | } | |
1454 | ||
1455 | /* | |
1456 | * upper-layer driver support | |
1457 | */ | |
1458 | ||
1459 | /* | |
1460 | * Allocate an active-open TID and set it to the supplied value. | |
1461 | */ | |
1462 | int cxgb4_alloc_atid(struct tid_info *t, void *data) | |
1463 | { | |
1464 | int atid = -1; | |
1465 | ||
1466 | spin_lock_bh(&t->atid_lock); | |
1467 | if (t->afree) { | |
1468 | union aopen_entry *p = t->afree; | |
1469 | ||
f2b7e78d | 1470 | atid = (p - t->atid_tab) + t->atid_base; |
b8ff05a9 DM |
1471 | t->afree = p->next; |
1472 | p->data = data; | |
1473 | t->atids_in_use++; | |
1474 | } | |
1475 | spin_unlock_bh(&t->atid_lock); | |
1476 | return atid; | |
1477 | } | |
1478 | EXPORT_SYMBOL(cxgb4_alloc_atid); | |
1479 | ||
1480 | /* | |
1481 | * Release an active-open TID. | |
1482 | */ | |
1483 | void cxgb4_free_atid(struct tid_info *t, unsigned int atid) | |
1484 | { | |
f2b7e78d | 1485 | union aopen_entry *p = &t->atid_tab[atid - t->atid_base]; |
b8ff05a9 DM |
1486 | |
1487 | spin_lock_bh(&t->atid_lock); | |
1488 | p->next = t->afree; | |
1489 | t->afree = p; | |
1490 | t->atids_in_use--; | |
1491 | spin_unlock_bh(&t->atid_lock); | |
1492 | } | |
1493 | EXPORT_SYMBOL(cxgb4_free_atid); | |
1494 | ||
1495 | /* | |
1496 | * Allocate a server TID and set it to the supplied value. | |
1497 | */ | |
1498 | int cxgb4_alloc_stid(struct tid_info *t, int family, void *data) | |
1499 | { | |
1500 | int stid; | |
1501 | ||
1502 | spin_lock_bh(&t->stid_lock); | |
1503 | if (family == PF_INET) { | |
1504 | stid = find_first_zero_bit(t->stid_bmap, t->nstids); | |
1505 | if (stid < t->nstids) | |
1506 | __set_bit(stid, t->stid_bmap); | |
1507 | else | |
1508 | stid = -1; | |
1509 | } else { | |
a99c683e | 1510 | stid = bitmap_find_free_region(t->stid_bmap, t->nstids, 1); |
b8ff05a9 DM |
1511 | if (stid < 0) |
1512 | stid = -1; | |
1513 | } | |
1514 | if (stid >= 0) { | |
1515 | t->stid_tab[stid].data = data; | |
1516 | stid += t->stid_base; | |
15f63b74 KS |
1517 | /* IPv6 requires max of 520 bits or 16 cells in TCAM |
1518 | * This is equivalent to 4 TIDs. With CLIP enabled it | |
1519 | * needs 2 TIDs. | |
1520 | */ | |
1521 | if (family == PF_INET) | |
1522 | t->stids_in_use++; | |
1523 | else | |
a99c683e | 1524 | t->stids_in_use += 2; |
b8ff05a9 DM |
1525 | } |
1526 | spin_unlock_bh(&t->stid_lock); | |
1527 | return stid; | |
1528 | } | |
1529 | EXPORT_SYMBOL(cxgb4_alloc_stid); | |
1530 | ||
dca4faeb VP |
1531 | /* Allocate a server filter TID and set it to the supplied value. |
1532 | */ | |
1533 | int cxgb4_alloc_sftid(struct tid_info *t, int family, void *data) | |
1534 | { | |
1535 | int stid; | |
1536 | ||
1537 | spin_lock_bh(&t->stid_lock); | |
1538 | if (family == PF_INET) { | |
1539 | stid = find_next_zero_bit(t->stid_bmap, | |
1540 | t->nstids + t->nsftids, t->nstids); | |
1541 | if (stid < (t->nstids + t->nsftids)) | |
1542 | __set_bit(stid, t->stid_bmap); | |
1543 | else | |
1544 | stid = -1; | |
1545 | } else { | |
1546 | stid = -1; | |
1547 | } | |
1548 | if (stid >= 0) { | |
1549 | t->stid_tab[stid].data = data; | |
470c60c4 KS |
1550 | stid -= t->nstids; |
1551 | stid += t->sftid_base; | |
2248b293 | 1552 | t->sftids_in_use++; |
dca4faeb VP |
1553 | } |
1554 | spin_unlock_bh(&t->stid_lock); | |
1555 | return stid; | |
1556 | } | |
1557 | EXPORT_SYMBOL(cxgb4_alloc_sftid); | |
1558 | ||
1559 | /* Release a server TID. | |
b8ff05a9 DM |
1560 | */ |
1561 | void cxgb4_free_stid(struct tid_info *t, unsigned int stid, int family) | |
1562 | { | |
470c60c4 KS |
1563 | /* Is it a server filter TID? */ |
1564 | if (t->nsftids && (stid >= t->sftid_base)) { | |
1565 | stid -= t->sftid_base; | |
1566 | stid += t->nstids; | |
1567 | } else { | |
1568 | stid -= t->stid_base; | |
1569 | } | |
1570 | ||
b8ff05a9 DM |
1571 | spin_lock_bh(&t->stid_lock); |
1572 | if (family == PF_INET) | |
1573 | __clear_bit(stid, t->stid_bmap); | |
1574 | else | |
a99c683e | 1575 | bitmap_release_region(t->stid_bmap, stid, 1); |
b8ff05a9 | 1576 | t->stid_tab[stid].data = NULL; |
2248b293 HS |
1577 | if (stid < t->nstids) { |
1578 | if (family == PF_INET) | |
1579 | t->stids_in_use--; | |
1580 | else | |
a99c683e | 1581 | t->stids_in_use -= 2; |
2248b293 HS |
1582 | } else { |
1583 | t->sftids_in_use--; | |
1584 | } | |
b8ff05a9 DM |
1585 | spin_unlock_bh(&t->stid_lock); |
1586 | } | |
1587 | EXPORT_SYMBOL(cxgb4_free_stid); | |
1588 | ||
1589 | /* | |
1590 | * Populate a TID_RELEASE WR. Caller must properly size the skb. | |
1591 | */ | |
1592 | static void mk_tid_release(struct sk_buff *skb, unsigned int chan, | |
1593 | unsigned int tid) | |
1594 | { | |
1595 | struct cpl_tid_release *req; | |
1596 | ||
1597 | set_wr_txq(skb, CPL_PRIORITY_SETUP, chan); | |
1598 | req = (struct cpl_tid_release *)__skb_put(skb, sizeof(*req)); | |
1599 | INIT_TP_WR(req, tid); | |
1600 | OPCODE_TID(req) = htonl(MK_OPCODE_TID(CPL_TID_RELEASE, tid)); | |
1601 | } | |
1602 | ||
1603 | /* | |
1604 | * Queue a TID release request and if necessary schedule a work queue to | |
1605 | * process it. | |
1606 | */ | |
31b9c19b | 1607 | static void cxgb4_queue_tid_release(struct tid_info *t, unsigned int chan, |
1608 | unsigned int tid) | |
b8ff05a9 DM |
1609 | { |
1610 | void **p = &t->tid_tab[tid]; | |
1611 | struct adapter *adap = container_of(t, struct adapter, tids); | |
1612 | ||
1613 | spin_lock_bh(&adap->tid_release_lock); | |
1614 | *p = adap->tid_release_head; | |
1615 | /* Low 2 bits encode the Tx channel number */ | |
1616 | adap->tid_release_head = (void **)((uintptr_t)p | chan); | |
1617 | if (!adap->tid_release_task_busy) { | |
1618 | adap->tid_release_task_busy = true; | |
29aaee65 | 1619 | queue_work(adap->workq, &adap->tid_release_task); |
b8ff05a9 DM |
1620 | } |
1621 | spin_unlock_bh(&adap->tid_release_lock); | |
1622 | } | |
b8ff05a9 DM |
1623 | |
1624 | /* | |
1625 | * Process the list of pending TID release requests. | |
1626 | */ | |
1627 | static void process_tid_release_list(struct work_struct *work) | |
1628 | { | |
1629 | struct sk_buff *skb; | |
1630 | struct adapter *adap; | |
1631 | ||
1632 | adap = container_of(work, struct adapter, tid_release_task); | |
1633 | ||
1634 | spin_lock_bh(&adap->tid_release_lock); | |
1635 | while (adap->tid_release_head) { | |
1636 | void **p = adap->tid_release_head; | |
1637 | unsigned int chan = (uintptr_t)p & 3; | |
1638 | p = (void *)p - chan; | |
1639 | ||
1640 | adap->tid_release_head = *p; | |
1641 | *p = NULL; | |
1642 | spin_unlock_bh(&adap->tid_release_lock); | |
1643 | ||
1644 | while (!(skb = alloc_skb(sizeof(struct cpl_tid_release), | |
1645 | GFP_KERNEL))) | |
1646 | schedule_timeout_uninterruptible(1); | |
1647 | ||
1648 | mk_tid_release(skb, chan, p - adap->tids.tid_tab); | |
1649 | t4_ofld_send(adap, skb); | |
1650 | spin_lock_bh(&adap->tid_release_lock); | |
1651 | } | |
1652 | adap->tid_release_task_busy = false; | |
1653 | spin_unlock_bh(&adap->tid_release_lock); | |
1654 | } | |
1655 | ||
1656 | /* | |
1657 | * Release a TID and inform HW. If we are unable to allocate the release | |
1658 | * message we defer to a work queue. | |
1659 | */ | |
1660 | void cxgb4_remove_tid(struct tid_info *t, unsigned int chan, unsigned int tid) | |
1661 | { | |
b8ff05a9 DM |
1662 | struct sk_buff *skb; |
1663 | struct adapter *adap = container_of(t, struct adapter, tids); | |
1664 | ||
9a1bb9f6 HS |
1665 | WARN_ON(tid >= t->ntids); |
1666 | ||
1667 | if (t->tid_tab[tid]) { | |
1668 | t->tid_tab[tid] = NULL; | |
1669 | if (t->hash_base && (tid >= t->hash_base)) | |
1670 | atomic_dec(&t->hash_tids_in_use); | |
1671 | else | |
1672 | atomic_dec(&t->tids_in_use); | |
1673 | } | |
1674 | ||
b8ff05a9 DM |
1675 | skb = alloc_skb(sizeof(struct cpl_tid_release), GFP_ATOMIC); |
1676 | if (likely(skb)) { | |
b8ff05a9 DM |
1677 | mk_tid_release(skb, chan, tid); |
1678 | t4_ofld_send(adap, skb); | |
1679 | } else | |
1680 | cxgb4_queue_tid_release(t, chan, tid); | |
b8ff05a9 DM |
1681 | } |
1682 | EXPORT_SYMBOL(cxgb4_remove_tid); | |
1683 | ||
1684 | /* | |
1685 | * Allocate and initialize the TID tables. Returns 0 on success. | |
1686 | */ | |
1687 | static int tid_init(struct tid_info *t) | |
1688 | { | |
1689 | size_t size; | |
f2b7e78d | 1690 | unsigned int stid_bmap_size; |
b8ff05a9 | 1691 | unsigned int natids = t->natids; |
b6f8eaec | 1692 | struct adapter *adap = container_of(t, struct adapter, tids); |
b8ff05a9 | 1693 | |
dca4faeb | 1694 | stid_bmap_size = BITS_TO_LONGS(t->nstids + t->nsftids); |
f2b7e78d VP |
1695 | size = t->ntids * sizeof(*t->tid_tab) + |
1696 | natids * sizeof(*t->atid_tab) + | |
b8ff05a9 | 1697 | t->nstids * sizeof(*t->stid_tab) + |
dca4faeb | 1698 | t->nsftids * sizeof(*t->stid_tab) + |
f2b7e78d | 1699 | stid_bmap_size * sizeof(long) + |
dca4faeb VP |
1700 | t->nftids * sizeof(*t->ftid_tab) + |
1701 | t->nsftids * sizeof(*t->ftid_tab); | |
f2b7e78d | 1702 | |
b8ff05a9 DM |
1703 | t->tid_tab = t4_alloc_mem(size); |
1704 | if (!t->tid_tab) | |
1705 | return -ENOMEM; | |
1706 | ||
1707 | t->atid_tab = (union aopen_entry *)&t->tid_tab[t->ntids]; | |
1708 | t->stid_tab = (struct serv_entry *)&t->atid_tab[natids]; | |
dca4faeb | 1709 | t->stid_bmap = (unsigned long *)&t->stid_tab[t->nstids + t->nsftids]; |
f2b7e78d | 1710 | t->ftid_tab = (struct filter_entry *)&t->stid_bmap[stid_bmap_size]; |
b8ff05a9 DM |
1711 | spin_lock_init(&t->stid_lock); |
1712 | spin_lock_init(&t->atid_lock); | |
1713 | ||
1714 | t->stids_in_use = 0; | |
2248b293 | 1715 | t->sftids_in_use = 0; |
b8ff05a9 DM |
1716 | t->afree = NULL; |
1717 | t->atids_in_use = 0; | |
1718 | atomic_set(&t->tids_in_use, 0); | |
9a1bb9f6 | 1719 | atomic_set(&t->hash_tids_in_use, 0); |
b8ff05a9 DM |
1720 | |
1721 | /* Setup the free list for atid_tab and clear the stid bitmap. */ | |
1722 | if (natids) { | |
1723 | while (--natids) | |
1724 | t->atid_tab[natids - 1].next = &t->atid_tab[natids]; | |
1725 | t->afree = t->atid_tab; | |
1726 | } | |
dca4faeb | 1727 | bitmap_zero(t->stid_bmap, t->nstids + t->nsftids); |
b6f8eaec KS |
1728 | /* Reserve stid 0 for T4/T5 adapters */ |
1729 | if (!t->stid_base && | |
3ccc6cf7 | 1730 | (CHELSIO_CHIP_VERSION(adap->params.chip) <= CHELSIO_T5)) |
b6f8eaec KS |
1731 | __set_bit(0, t->stid_bmap); |
1732 | ||
b8ff05a9 DM |
1733 | return 0; |
1734 | } | |
1735 | ||
1736 | /** | |
1737 | * cxgb4_create_server - create an IP server | |
1738 | * @dev: the device | |
1739 | * @stid: the server TID | |
1740 | * @sip: local IP address to bind server to | |
1741 | * @sport: the server's TCP port | |
1742 | * @queue: queue to direct messages from this server to | |
1743 | * | |
1744 | * Create an IP server for the given port and address. | |
1745 | * Returns <0 on error and one of the %NET_XMIT_* values on success. | |
1746 | */ | |
1747 | int cxgb4_create_server(const struct net_device *dev, unsigned int stid, | |
793dad94 VP |
1748 | __be32 sip, __be16 sport, __be16 vlan, |
1749 | unsigned int queue) | |
b8ff05a9 DM |
1750 | { |
1751 | unsigned int chan; | |
1752 | struct sk_buff *skb; | |
1753 | struct adapter *adap; | |
1754 | struct cpl_pass_open_req *req; | |
80f40c1f | 1755 | int ret; |
b8ff05a9 DM |
1756 | |
1757 | skb = alloc_skb(sizeof(*req), GFP_KERNEL); | |
1758 | if (!skb) | |
1759 | return -ENOMEM; | |
1760 | ||
1761 | adap = netdev2adap(dev); | |
1762 | req = (struct cpl_pass_open_req *)__skb_put(skb, sizeof(*req)); | |
1763 | INIT_TP_WR(req, 0); | |
1764 | OPCODE_TID(req) = htonl(MK_OPCODE_TID(CPL_PASS_OPEN_REQ, stid)); | |
1765 | req->local_port = sport; | |
1766 | req->peer_port = htons(0); | |
1767 | req->local_ip = sip; | |
1768 | req->peer_ip = htonl(0); | |
e46dab4d | 1769 | chan = rxq_to_chan(&adap->sge, queue); |
d7990b0c | 1770 | req->opt0 = cpu_to_be64(TX_CHAN_V(chan)); |
6c53e938 HS |
1771 | req->opt1 = cpu_to_be64(CONN_POLICY_V(CPL_CONN_POLICY_ASK) | |
1772 | SYN_RSS_ENABLE_F | SYN_RSS_QUEUE_V(queue)); | |
80f40c1f VP |
1773 | ret = t4_mgmt_tx(adap, skb); |
1774 | return net_xmit_eval(ret); | |
b8ff05a9 DM |
1775 | } |
1776 | EXPORT_SYMBOL(cxgb4_create_server); | |
1777 | ||
80f40c1f VP |
1778 | /* cxgb4_create_server6 - create an IPv6 server |
1779 | * @dev: the device | |
1780 | * @stid: the server TID | |
1781 | * @sip: local IPv6 address to bind server to | |
1782 | * @sport: the server's TCP port | |
1783 | * @queue: queue to direct messages from this server to | |
1784 | * | |
1785 | * Create an IPv6 server for the given port and address. | |
1786 | * Returns <0 on error and one of the %NET_XMIT_* values on success. | |
1787 | */ | |
1788 | int cxgb4_create_server6(const struct net_device *dev, unsigned int stid, | |
1789 | const struct in6_addr *sip, __be16 sport, | |
1790 | unsigned int queue) | |
1791 | { | |
1792 | unsigned int chan; | |
1793 | struct sk_buff *skb; | |
1794 | struct adapter *adap; | |
1795 | struct cpl_pass_open_req6 *req; | |
1796 | int ret; | |
1797 | ||
1798 | skb = alloc_skb(sizeof(*req), GFP_KERNEL); | |
1799 | if (!skb) | |
1800 | return -ENOMEM; | |
1801 | ||
1802 | adap = netdev2adap(dev); | |
1803 | req = (struct cpl_pass_open_req6 *)__skb_put(skb, sizeof(*req)); | |
1804 | INIT_TP_WR(req, 0); | |
1805 | OPCODE_TID(req) = htonl(MK_OPCODE_TID(CPL_PASS_OPEN_REQ6, stid)); | |
1806 | req->local_port = sport; | |
1807 | req->peer_port = htons(0); | |
1808 | req->local_ip_hi = *(__be64 *)(sip->s6_addr); | |
1809 | req->local_ip_lo = *(__be64 *)(sip->s6_addr + 8); | |
1810 | req->peer_ip_hi = cpu_to_be64(0); | |
1811 | req->peer_ip_lo = cpu_to_be64(0); | |
1812 | chan = rxq_to_chan(&adap->sge, queue); | |
d7990b0c | 1813 | req->opt0 = cpu_to_be64(TX_CHAN_V(chan)); |
6c53e938 HS |
1814 | req->opt1 = cpu_to_be64(CONN_POLICY_V(CPL_CONN_POLICY_ASK) | |
1815 | SYN_RSS_ENABLE_F | SYN_RSS_QUEUE_V(queue)); | |
80f40c1f VP |
1816 | ret = t4_mgmt_tx(adap, skb); |
1817 | return net_xmit_eval(ret); | |
1818 | } | |
1819 | EXPORT_SYMBOL(cxgb4_create_server6); | |
1820 | ||
1821 | int cxgb4_remove_server(const struct net_device *dev, unsigned int stid, | |
1822 | unsigned int queue, bool ipv6) | |
1823 | { | |
1824 | struct sk_buff *skb; | |
1825 | struct adapter *adap; | |
1826 | struct cpl_close_listsvr_req *req; | |
1827 | int ret; | |
1828 | ||
1829 | adap = netdev2adap(dev); | |
1830 | ||
1831 | skb = alloc_skb(sizeof(*req), GFP_KERNEL); | |
1832 | if (!skb) | |
1833 | return -ENOMEM; | |
1834 | ||
1835 | req = (struct cpl_close_listsvr_req *)__skb_put(skb, sizeof(*req)); | |
1836 | INIT_TP_WR(req, 0); | |
1837 | OPCODE_TID(req) = htonl(MK_OPCODE_TID(CPL_CLOSE_LISTSRV_REQ, stid)); | |
bdc590b9 HS |
1838 | req->reply_ctrl = htons(NO_REPLY_V(0) | (ipv6 ? LISTSVR_IPV6_V(1) : |
1839 | LISTSVR_IPV6_V(0)) | QUEUENO_V(queue)); | |
80f40c1f VP |
1840 | ret = t4_mgmt_tx(adap, skb); |
1841 | return net_xmit_eval(ret); | |
1842 | } | |
1843 | EXPORT_SYMBOL(cxgb4_remove_server); | |
1844 | ||
b8ff05a9 DM |
1845 | /** |
1846 | * cxgb4_best_mtu - find the entry in the MTU table closest to an MTU | |
1847 | * @mtus: the HW MTU table | |
1848 | * @mtu: the target MTU | |
1849 | * @idx: index of selected entry in the MTU table | |
1850 | * | |
1851 | * Returns the index and the value in the HW MTU table that is closest to | |
1852 | * but does not exceed @mtu, unless @mtu is smaller than any value in the | |
1853 | * table, in which case that smallest available value is selected. | |
1854 | */ | |
1855 | unsigned int cxgb4_best_mtu(const unsigned short *mtus, unsigned short mtu, | |
1856 | unsigned int *idx) | |
1857 | { | |
1858 | unsigned int i = 0; | |
1859 | ||
1860 | while (i < NMTUS - 1 && mtus[i + 1] <= mtu) | |
1861 | ++i; | |
1862 | if (idx) | |
1863 | *idx = i; | |
1864 | return mtus[i]; | |
1865 | } | |
1866 | EXPORT_SYMBOL(cxgb4_best_mtu); | |
1867 | ||
92e7ae71 HS |
1868 | /** |
1869 | * cxgb4_best_aligned_mtu - find best MTU, [hopefully] data size aligned | |
1870 | * @mtus: the HW MTU table | |
1871 | * @header_size: Header Size | |
1872 | * @data_size_max: maximum Data Segment Size | |
1873 | * @data_size_align: desired Data Segment Size Alignment (2^N) | |
1874 | * @mtu_idxp: HW MTU Table Index return value pointer (possibly NULL) | |
1875 | * | |
1876 | * Similar to cxgb4_best_mtu() but instead of searching the Hardware | |
1877 | * MTU Table based solely on a Maximum MTU parameter, we break that | |
1878 | * parameter up into a Header Size and Maximum Data Segment Size, and | |
1879 | * provide a desired Data Segment Size Alignment. If we find an MTU in | |
1880 | * the Hardware MTU Table which will result in a Data Segment Size with | |
1881 | * the requested alignment _and_ that MTU isn't "too far" from the | |
1882 | * closest MTU, then we'll return that rather than the closest MTU. | |
1883 | */ | |
1884 | unsigned int cxgb4_best_aligned_mtu(const unsigned short *mtus, | |
1885 | unsigned short header_size, | |
1886 | unsigned short data_size_max, | |
1887 | unsigned short data_size_align, | |
1888 | unsigned int *mtu_idxp) | |
1889 | { | |
1890 | unsigned short max_mtu = header_size + data_size_max; | |
1891 | unsigned short data_size_align_mask = data_size_align - 1; | |
1892 | int mtu_idx, aligned_mtu_idx; | |
1893 | ||
1894 | /* Scan the MTU Table till we find an MTU which is larger than our | |
1895 | * Maximum MTU or we reach the end of the table. Along the way, | |
1896 | * record the last MTU found, if any, which will result in a Data | |
1897 | * Segment Length matching the requested alignment. | |
1898 | */ | |
1899 | for (mtu_idx = 0, aligned_mtu_idx = -1; mtu_idx < NMTUS; mtu_idx++) { | |
1900 | unsigned short data_size = mtus[mtu_idx] - header_size; | |
1901 | ||
1902 | /* If this MTU minus the Header Size would result in a | |
1903 | * Data Segment Size of the desired alignment, remember it. | |
1904 | */ | |
1905 | if ((data_size & data_size_align_mask) == 0) | |
1906 | aligned_mtu_idx = mtu_idx; | |
1907 | ||
1908 | /* If we're not at the end of the Hardware MTU Table and the | |
1909 | * next element is larger than our Maximum MTU, drop out of | |
1910 | * the loop. | |
1911 | */ | |
1912 | if (mtu_idx+1 < NMTUS && mtus[mtu_idx+1] > max_mtu) | |
1913 | break; | |
1914 | } | |
1915 | ||
1916 | /* If we fell out of the loop because we ran to the end of the table, | |
1917 | * then we just have to use the last [largest] entry. | |
1918 | */ | |
1919 | if (mtu_idx == NMTUS) | |
1920 | mtu_idx--; | |
1921 | ||
1922 | /* If we found an MTU which resulted in the requested Data Segment | |
1923 | * Length alignment and that's "not far" from the largest MTU which is | |
1924 | * less than or equal to the maximum MTU, then use that. | |
1925 | */ | |
1926 | if (aligned_mtu_idx >= 0 && | |
1927 | mtu_idx - aligned_mtu_idx <= 1) | |
1928 | mtu_idx = aligned_mtu_idx; | |
1929 | ||
1930 | /* If the caller has passed in an MTU Index pointer, pass the | |
1931 | * MTU Index back. Return the MTU value. | |
1932 | */ | |
1933 | if (mtu_idxp) | |
1934 | *mtu_idxp = mtu_idx; | |
1935 | return mtus[mtu_idx]; | |
1936 | } | |
1937 | EXPORT_SYMBOL(cxgb4_best_aligned_mtu); | |
1938 | ||
27999805 H |
1939 | /** |
1940 | * cxgb4_tp_smt_idx - Get the Source Mac Table index for this VI | |
1941 | * @chip: chip type | |
1942 | * @viid: VI id of the given port | |
1943 | * | |
1944 | * Return the SMT index for this VI. | |
1945 | */ | |
1946 | unsigned int cxgb4_tp_smt_idx(enum chip_type chip, unsigned int viid) | |
1947 | { | |
1948 | /* In T4/T5, SMT contains 256 SMAC entries organized in | |
1949 | * 128 rows of 2 entries each. | |
1950 | * In T6, SMT contains 256 SMAC entries in 256 rows. | |
1951 | * TODO: The below code needs to be updated when we add support | |
1952 | * for 256 VFs. | |
1953 | */ | |
1954 | if (CHELSIO_CHIP_VERSION(chip) <= CHELSIO_T5) | |
1955 | return ((viid & 0x7f) << 1); | |
1956 | else | |
1957 | return (viid & 0x7f); | |
1958 | } | |
1959 | EXPORT_SYMBOL(cxgb4_tp_smt_idx); | |
1960 | ||
b8ff05a9 DM |
1961 | /** |
1962 | * cxgb4_port_chan - get the HW channel of a port | |
1963 | * @dev: the net device for the port | |
1964 | * | |
1965 | * Return the HW Tx channel of the given port. | |
1966 | */ | |
1967 | unsigned int cxgb4_port_chan(const struct net_device *dev) | |
1968 | { | |
1969 | return netdev2pinfo(dev)->tx_chan; | |
1970 | } | |
1971 | EXPORT_SYMBOL(cxgb4_port_chan); | |
1972 | ||
881806bc VP |
1973 | unsigned int cxgb4_dbfifo_count(const struct net_device *dev, int lpfifo) |
1974 | { | |
1975 | struct adapter *adap = netdev2adap(dev); | |
2cc301d2 | 1976 | u32 v1, v2, lp_count, hp_count; |
881806bc | 1977 | |
f061de42 HS |
1978 | v1 = t4_read_reg(adap, SGE_DBFIFO_STATUS_A); |
1979 | v2 = t4_read_reg(adap, SGE_DBFIFO_STATUS2_A); | |
d14807dd | 1980 | if (is_t4(adap->params.chip)) { |
f061de42 HS |
1981 | lp_count = LP_COUNT_G(v1); |
1982 | hp_count = HP_COUNT_G(v1); | |
2cc301d2 | 1983 | } else { |
f061de42 HS |
1984 | lp_count = LP_COUNT_T5_G(v1); |
1985 | hp_count = HP_COUNT_T5_G(v2); | |
2cc301d2 SR |
1986 | } |
1987 | return lpfifo ? lp_count : hp_count; | |
881806bc VP |
1988 | } |
1989 | EXPORT_SYMBOL(cxgb4_dbfifo_count); | |
1990 | ||
b8ff05a9 DM |
1991 | /** |
1992 | * cxgb4_port_viid - get the VI id of a port | |
1993 | * @dev: the net device for the port | |
1994 | * | |
1995 | * Return the VI id of the given port. | |
1996 | */ | |
1997 | unsigned int cxgb4_port_viid(const struct net_device *dev) | |
1998 | { | |
1999 | return netdev2pinfo(dev)->viid; | |
2000 | } | |
2001 | EXPORT_SYMBOL(cxgb4_port_viid); | |
2002 | ||
2003 | /** | |
2004 | * cxgb4_port_idx - get the index of a port | |
2005 | * @dev: the net device for the port | |
2006 | * | |
2007 | * Return the index of the given port. | |
2008 | */ | |
2009 | unsigned int cxgb4_port_idx(const struct net_device *dev) | |
2010 | { | |
2011 | return netdev2pinfo(dev)->port_id; | |
2012 | } | |
2013 | EXPORT_SYMBOL(cxgb4_port_idx); | |
2014 | ||
b8ff05a9 DM |
2015 | void cxgb4_get_tcp_stats(struct pci_dev *pdev, struct tp_tcp_stats *v4, |
2016 | struct tp_tcp_stats *v6) | |
2017 | { | |
2018 | struct adapter *adap = pci_get_drvdata(pdev); | |
2019 | ||
2020 | spin_lock(&adap->stats_lock); | |
2021 | t4_tp_get_tcp_stats(adap, v4, v6); | |
2022 | spin_unlock(&adap->stats_lock); | |
2023 | } | |
2024 | EXPORT_SYMBOL(cxgb4_get_tcp_stats); | |
2025 | ||
2026 | void cxgb4_iscsi_init(struct net_device *dev, unsigned int tag_mask, | |
2027 | const unsigned int *pgsz_order) | |
2028 | { | |
2029 | struct adapter *adap = netdev2adap(dev); | |
2030 | ||
0d804338 HS |
2031 | t4_write_reg(adap, ULP_RX_ISCSI_TAGMASK_A, tag_mask); |
2032 | t4_write_reg(adap, ULP_RX_ISCSI_PSZ_A, HPZ0_V(pgsz_order[0]) | | |
2033 | HPZ1_V(pgsz_order[1]) | HPZ2_V(pgsz_order[2]) | | |
2034 | HPZ3_V(pgsz_order[3])); | |
b8ff05a9 DM |
2035 | } |
2036 | EXPORT_SYMBOL(cxgb4_iscsi_init); | |
2037 | ||
3069ee9b VP |
2038 | int cxgb4_flush_eq_cache(struct net_device *dev) |
2039 | { | |
2040 | struct adapter *adap = netdev2adap(dev); | |
3069ee9b | 2041 | |
5d700ecb | 2042 | return t4_sge_ctxt_flush(adap, adap->mbox); |
3069ee9b VP |
2043 | } |
2044 | EXPORT_SYMBOL(cxgb4_flush_eq_cache); | |
2045 | ||
2046 | static int read_eq_indices(struct adapter *adap, u16 qid, u16 *pidx, u16 *cidx) | |
2047 | { | |
f061de42 | 2048 | u32 addr = t4_read_reg(adap, SGE_DBQ_CTXT_BADDR_A) + 24 * qid + 8; |
3069ee9b VP |
2049 | __be64 indices; |
2050 | int ret; | |
2051 | ||
fc5ab020 HS |
2052 | spin_lock(&adap->win0_lock); |
2053 | ret = t4_memory_rw(adap, 0, MEM_EDC0, addr, | |
2054 | sizeof(indices), (__be32 *)&indices, | |
2055 | T4_MEMORY_READ); | |
2056 | spin_unlock(&adap->win0_lock); | |
3069ee9b | 2057 | if (!ret) { |
404d9e3f VP |
2058 | *cidx = (be64_to_cpu(indices) >> 25) & 0xffff; |
2059 | *pidx = (be64_to_cpu(indices) >> 9) & 0xffff; | |
3069ee9b VP |
2060 | } |
2061 | return ret; | |
2062 | } | |
2063 | ||
2064 | int cxgb4_sync_txq_pidx(struct net_device *dev, u16 qid, u16 pidx, | |
2065 | u16 size) | |
2066 | { | |
2067 | struct adapter *adap = netdev2adap(dev); | |
2068 | u16 hw_pidx, hw_cidx; | |
2069 | int ret; | |
2070 | ||
2071 | ret = read_eq_indices(adap, qid, &hw_pidx, &hw_cidx); | |
2072 | if (ret) | |
2073 | goto out; | |
2074 | ||
2075 | if (pidx != hw_pidx) { | |
2076 | u16 delta; | |
f612b815 | 2077 | u32 val; |
3069ee9b VP |
2078 | |
2079 | if (pidx >= hw_pidx) | |
2080 | delta = pidx - hw_pidx; | |
2081 | else | |
2082 | delta = size - hw_pidx + pidx; | |
f612b815 HS |
2083 | |
2084 | if (is_t4(adap->params.chip)) | |
2085 | val = PIDX_V(delta); | |
2086 | else | |
2087 | val = PIDX_T5_V(delta); | |
3069ee9b | 2088 | wmb(); |
f612b815 HS |
2089 | t4_write_reg(adap, MYPF_REG(SGE_PF_KDOORBELL_A), |
2090 | QID_V(qid) | val); | |
3069ee9b VP |
2091 | } |
2092 | out: | |
2093 | return ret; | |
2094 | } | |
2095 | EXPORT_SYMBOL(cxgb4_sync_txq_pidx); | |
2096 | ||
031cf476 HS |
2097 | int cxgb4_read_tpte(struct net_device *dev, u32 stag, __be32 *tpte) |
2098 | { | |
2099 | struct adapter *adap; | |
2100 | u32 offset, memtype, memaddr; | |
6559a7e8 | 2101 | u32 edc0_size, edc1_size, mc0_size, mc1_size, size; |
031cf476 HS |
2102 | u32 edc0_end, edc1_end, mc0_end, mc1_end; |
2103 | int ret; | |
2104 | ||
2105 | adap = netdev2adap(dev); | |
2106 | ||
2107 | offset = ((stag >> 8) * 32) + adap->vres.stag.start; | |
2108 | ||
2109 | /* Figure out where the offset lands in the Memory Type/Address scheme. | |
2110 | * This code assumes that the memory is laid out starting at offset 0 | |
2111 | * with no breaks as: EDC0, EDC1, MC0, MC1. All cards have both EDC0 | |
2112 | * and EDC1. Some cards will have neither MC0 nor MC1, most cards have | |
2113 | * MC0, and some have both MC0 and MC1. | |
2114 | */ | |
6559a7e8 HS |
2115 | size = t4_read_reg(adap, MA_EDRAM0_BAR_A); |
2116 | edc0_size = EDRAM0_SIZE_G(size) << 20; | |
2117 | size = t4_read_reg(adap, MA_EDRAM1_BAR_A); | |
2118 | edc1_size = EDRAM1_SIZE_G(size) << 20; | |
2119 | size = t4_read_reg(adap, MA_EXT_MEMORY0_BAR_A); | |
2120 | mc0_size = EXT_MEM0_SIZE_G(size) << 20; | |
031cf476 HS |
2121 | |
2122 | edc0_end = edc0_size; | |
2123 | edc1_end = edc0_end + edc1_size; | |
2124 | mc0_end = edc1_end + mc0_size; | |
2125 | ||
2126 | if (offset < edc0_end) { | |
2127 | memtype = MEM_EDC0; | |
2128 | memaddr = offset; | |
2129 | } else if (offset < edc1_end) { | |
2130 | memtype = MEM_EDC1; | |
2131 | memaddr = offset - edc0_end; | |
2132 | } else { | |
2133 | if (offset < mc0_end) { | |
2134 | memtype = MEM_MC0; | |
2135 | memaddr = offset - edc1_end; | |
3ccc6cf7 | 2136 | } else if (is_t5(adap->params.chip)) { |
6559a7e8 HS |
2137 | size = t4_read_reg(adap, MA_EXT_MEMORY1_BAR_A); |
2138 | mc1_size = EXT_MEM1_SIZE_G(size) << 20; | |
031cf476 HS |
2139 | mc1_end = mc0_end + mc1_size; |
2140 | if (offset < mc1_end) { | |
2141 | memtype = MEM_MC1; | |
2142 | memaddr = offset - mc0_end; | |
2143 | } else { | |
2144 | /* offset beyond the end of any memory */ | |
2145 | goto err; | |
2146 | } | |
3ccc6cf7 HS |
2147 | } else { |
2148 | /* T4/T6 only has a single memory channel */ | |
2149 | goto err; | |
031cf476 HS |
2150 | } |
2151 | } | |
2152 | ||
2153 | spin_lock(&adap->win0_lock); | |
2154 | ret = t4_memory_rw(adap, 0, memtype, memaddr, 32, tpte, T4_MEMORY_READ); | |
2155 | spin_unlock(&adap->win0_lock); | |
2156 | return ret; | |
2157 | ||
2158 | err: | |
2159 | dev_err(adap->pdev_dev, "stag %#x, offset %#x out of range\n", | |
2160 | stag, offset); | |
2161 | return -EINVAL; | |
2162 | } | |
2163 | EXPORT_SYMBOL(cxgb4_read_tpte); | |
2164 | ||
7730b4c7 HS |
2165 | u64 cxgb4_read_sge_timestamp(struct net_device *dev) |
2166 | { | |
2167 | u32 hi, lo; | |
2168 | struct adapter *adap; | |
2169 | ||
2170 | adap = netdev2adap(dev); | |
f612b815 HS |
2171 | lo = t4_read_reg(adap, SGE_TIMESTAMP_LO_A); |
2172 | hi = TSVAL_G(t4_read_reg(adap, SGE_TIMESTAMP_HI_A)); | |
7730b4c7 HS |
2173 | |
2174 | return ((u64)hi << 32) | (u64)lo; | |
2175 | } | |
2176 | EXPORT_SYMBOL(cxgb4_read_sge_timestamp); | |
2177 | ||
df64e4d3 HS |
2178 | int cxgb4_bar2_sge_qregs(struct net_device *dev, |
2179 | unsigned int qid, | |
2180 | enum cxgb4_bar2_qtype qtype, | |
66cf188e | 2181 | int user, |
df64e4d3 HS |
2182 | u64 *pbar2_qoffset, |
2183 | unsigned int *pbar2_qid) | |
2184 | { | |
b2612722 | 2185 | return t4_bar2_sge_qregs(netdev2adap(dev), |
df64e4d3 HS |
2186 | qid, |
2187 | (qtype == CXGB4_BAR2_QTYPE_EGRESS | |
2188 | ? T4_BAR2_QTYPE_EGRESS | |
2189 | : T4_BAR2_QTYPE_INGRESS), | |
66cf188e | 2190 | user, |
df64e4d3 HS |
2191 | pbar2_qoffset, |
2192 | pbar2_qid); | |
2193 | } | |
2194 | EXPORT_SYMBOL(cxgb4_bar2_sge_qregs); | |
2195 | ||
b8ff05a9 DM |
2196 | static struct pci_driver cxgb4_driver; |
2197 | ||
2198 | static void check_neigh_update(struct neighbour *neigh) | |
2199 | { | |
2200 | const struct device *parent; | |
2201 | const struct net_device *netdev = neigh->dev; | |
2202 | ||
2203 | if (netdev->priv_flags & IFF_802_1Q_VLAN) | |
2204 | netdev = vlan_dev_real_dev(netdev); | |
2205 | parent = netdev->dev.parent; | |
2206 | if (parent && parent->driver == &cxgb4_driver.driver) | |
2207 | t4_l2t_update(dev_get_drvdata(parent), neigh); | |
2208 | } | |
2209 | ||
2210 | static int netevent_cb(struct notifier_block *nb, unsigned long event, | |
2211 | void *data) | |
2212 | { | |
2213 | switch (event) { | |
2214 | case NETEVENT_NEIGH_UPDATE: | |
2215 | check_neigh_update(data); | |
2216 | break; | |
b8ff05a9 DM |
2217 | case NETEVENT_REDIRECT: |
2218 | default: | |
2219 | break; | |
2220 | } | |
2221 | return 0; | |
2222 | } | |
2223 | ||
2224 | static bool netevent_registered; | |
2225 | static struct notifier_block cxgb4_netevent_nb = { | |
2226 | .notifier_call = netevent_cb | |
2227 | }; | |
2228 | ||
3069ee9b VP |
2229 | static void drain_db_fifo(struct adapter *adap, int usecs) |
2230 | { | |
2cc301d2 | 2231 | u32 v1, v2, lp_count, hp_count; |
3069ee9b VP |
2232 | |
2233 | do { | |
f061de42 HS |
2234 | v1 = t4_read_reg(adap, SGE_DBFIFO_STATUS_A); |
2235 | v2 = t4_read_reg(adap, SGE_DBFIFO_STATUS2_A); | |
d14807dd | 2236 | if (is_t4(adap->params.chip)) { |
f061de42 HS |
2237 | lp_count = LP_COUNT_G(v1); |
2238 | hp_count = HP_COUNT_G(v1); | |
2cc301d2 | 2239 | } else { |
f061de42 HS |
2240 | lp_count = LP_COUNT_T5_G(v1); |
2241 | hp_count = HP_COUNT_T5_G(v2); | |
2cc301d2 SR |
2242 | } |
2243 | ||
2244 | if (lp_count == 0 && hp_count == 0) | |
2245 | break; | |
3069ee9b VP |
2246 | set_current_state(TASK_UNINTERRUPTIBLE); |
2247 | schedule_timeout(usecs_to_jiffies(usecs)); | |
3069ee9b VP |
2248 | } while (1); |
2249 | } | |
2250 | ||
2251 | static void disable_txq_db(struct sge_txq *q) | |
2252 | { | |
05eb2389 SW |
2253 | unsigned long flags; |
2254 | ||
2255 | spin_lock_irqsave(&q->db_lock, flags); | |
3069ee9b | 2256 | q->db_disabled = 1; |
05eb2389 | 2257 | spin_unlock_irqrestore(&q->db_lock, flags); |
3069ee9b VP |
2258 | } |
2259 | ||
05eb2389 | 2260 | static void enable_txq_db(struct adapter *adap, struct sge_txq *q) |
3069ee9b VP |
2261 | { |
2262 | spin_lock_irq(&q->db_lock); | |
05eb2389 SW |
2263 | if (q->db_pidx_inc) { |
2264 | /* Make sure that all writes to the TX descriptors | |
2265 | * are committed before we tell HW about them. | |
2266 | */ | |
2267 | wmb(); | |
f612b815 HS |
2268 | t4_write_reg(adap, MYPF_REG(SGE_PF_KDOORBELL_A), |
2269 | QID_V(q->cntxt_id) | PIDX_V(q->db_pidx_inc)); | |
05eb2389 SW |
2270 | q->db_pidx_inc = 0; |
2271 | } | |
3069ee9b VP |
2272 | q->db_disabled = 0; |
2273 | spin_unlock_irq(&q->db_lock); | |
2274 | } | |
2275 | ||
2276 | static void disable_dbs(struct adapter *adap) | |
2277 | { | |
2278 | int i; | |
2279 | ||
2280 | for_each_ethrxq(&adap->sge, i) | |
2281 | disable_txq_db(&adap->sge.ethtxq[i].q); | |
f90ce561 | 2282 | for_each_iscsirxq(&adap->sge, i) |
3069ee9b VP |
2283 | disable_txq_db(&adap->sge.ofldtxq[i].q); |
2284 | for_each_port(adap, i) | |
2285 | disable_txq_db(&adap->sge.ctrlq[i].q); | |
2286 | } | |
2287 | ||
2288 | static void enable_dbs(struct adapter *adap) | |
2289 | { | |
2290 | int i; | |
2291 | ||
2292 | for_each_ethrxq(&adap->sge, i) | |
05eb2389 | 2293 | enable_txq_db(adap, &adap->sge.ethtxq[i].q); |
f90ce561 | 2294 | for_each_iscsirxq(&adap->sge, i) |
05eb2389 | 2295 | enable_txq_db(adap, &adap->sge.ofldtxq[i].q); |
3069ee9b | 2296 | for_each_port(adap, i) |
05eb2389 SW |
2297 | enable_txq_db(adap, &adap->sge.ctrlq[i].q); |
2298 | } | |
2299 | ||
2300 | static void notify_rdma_uld(struct adapter *adap, enum cxgb4_control cmd) | |
2301 | { | |
2302 | if (adap->uld_handle[CXGB4_ULD_RDMA]) | |
2303 | ulds[CXGB4_ULD_RDMA].control(adap->uld_handle[CXGB4_ULD_RDMA], | |
2304 | cmd); | |
2305 | } | |
2306 | ||
2307 | static void process_db_full(struct work_struct *work) | |
2308 | { | |
2309 | struct adapter *adap; | |
2310 | ||
2311 | adap = container_of(work, struct adapter, db_full_task); | |
2312 | ||
2313 | drain_db_fifo(adap, dbfifo_drain_delay); | |
2314 | enable_dbs(adap); | |
2315 | notify_rdma_uld(adap, CXGB4_CONTROL_DB_EMPTY); | |
3ccc6cf7 HS |
2316 | if (CHELSIO_CHIP_VERSION(adap->params.chip) <= CHELSIO_T5) |
2317 | t4_set_reg_field(adap, SGE_INT_ENABLE3_A, | |
2318 | DBFIFO_HP_INT_F | DBFIFO_LP_INT_F, | |
2319 | DBFIFO_HP_INT_F | DBFIFO_LP_INT_F); | |
2320 | else | |
2321 | t4_set_reg_field(adap, SGE_INT_ENABLE3_A, | |
2322 | DBFIFO_LP_INT_F, DBFIFO_LP_INT_F); | |
3069ee9b VP |
2323 | } |
2324 | ||
2325 | static void sync_txq_pidx(struct adapter *adap, struct sge_txq *q) | |
2326 | { | |
2327 | u16 hw_pidx, hw_cidx; | |
2328 | int ret; | |
2329 | ||
05eb2389 | 2330 | spin_lock_irq(&q->db_lock); |
3069ee9b VP |
2331 | ret = read_eq_indices(adap, (u16)q->cntxt_id, &hw_pidx, &hw_cidx); |
2332 | if (ret) | |
2333 | goto out; | |
2334 | if (q->db_pidx != hw_pidx) { | |
2335 | u16 delta; | |
f612b815 | 2336 | u32 val; |
3069ee9b VP |
2337 | |
2338 | if (q->db_pidx >= hw_pidx) | |
2339 | delta = q->db_pidx - hw_pidx; | |
2340 | else | |
2341 | delta = q->size - hw_pidx + q->db_pidx; | |
f612b815 HS |
2342 | |
2343 | if (is_t4(adap->params.chip)) | |
2344 | val = PIDX_V(delta); | |
2345 | else | |
2346 | val = PIDX_T5_V(delta); | |
3069ee9b | 2347 | wmb(); |
f612b815 HS |
2348 | t4_write_reg(adap, MYPF_REG(SGE_PF_KDOORBELL_A), |
2349 | QID_V(q->cntxt_id) | val); | |
3069ee9b VP |
2350 | } |
2351 | out: | |
2352 | q->db_disabled = 0; | |
05eb2389 SW |
2353 | q->db_pidx_inc = 0; |
2354 | spin_unlock_irq(&q->db_lock); | |
3069ee9b VP |
2355 | if (ret) |
2356 | CH_WARN(adap, "DB drop recovery failed.\n"); | |
2357 | } | |
2358 | static void recover_all_queues(struct adapter *adap) | |
2359 | { | |
2360 | int i; | |
2361 | ||
2362 | for_each_ethrxq(&adap->sge, i) | |
2363 | sync_txq_pidx(adap, &adap->sge.ethtxq[i].q); | |
f90ce561 | 2364 | for_each_iscsirxq(&adap->sge, i) |
3069ee9b VP |
2365 | sync_txq_pidx(adap, &adap->sge.ofldtxq[i].q); |
2366 | for_each_port(adap, i) | |
2367 | sync_txq_pidx(adap, &adap->sge.ctrlq[i].q); | |
2368 | } | |
2369 | ||
881806bc VP |
2370 | static void process_db_drop(struct work_struct *work) |
2371 | { | |
2372 | struct adapter *adap; | |
881806bc | 2373 | |
3069ee9b | 2374 | adap = container_of(work, struct adapter, db_drop_task); |
881806bc | 2375 | |
d14807dd | 2376 | if (is_t4(adap->params.chip)) { |
05eb2389 | 2377 | drain_db_fifo(adap, dbfifo_drain_delay); |
2cc301d2 | 2378 | notify_rdma_uld(adap, CXGB4_CONTROL_DB_DROP); |
05eb2389 | 2379 | drain_db_fifo(adap, dbfifo_drain_delay); |
2cc301d2 | 2380 | recover_all_queues(adap); |
05eb2389 | 2381 | drain_db_fifo(adap, dbfifo_drain_delay); |
2cc301d2 | 2382 | enable_dbs(adap); |
05eb2389 | 2383 | notify_rdma_uld(adap, CXGB4_CONTROL_DB_EMPTY); |
3ccc6cf7 | 2384 | } else if (is_t5(adap->params.chip)) { |
2cc301d2 SR |
2385 | u32 dropped_db = t4_read_reg(adap, 0x010ac); |
2386 | u16 qid = (dropped_db >> 15) & 0x1ffff; | |
2387 | u16 pidx_inc = dropped_db & 0x1fff; | |
df64e4d3 HS |
2388 | u64 bar2_qoffset; |
2389 | unsigned int bar2_qid; | |
2390 | int ret; | |
2cc301d2 | 2391 | |
b2612722 | 2392 | ret = t4_bar2_sge_qregs(adap, qid, T4_BAR2_QTYPE_EGRESS, |
e0456717 | 2393 | 0, &bar2_qoffset, &bar2_qid); |
df64e4d3 HS |
2394 | if (ret) |
2395 | dev_err(adap->pdev_dev, "doorbell drop recovery: " | |
2396 | "qid=%d, pidx_inc=%d\n", qid, pidx_inc); | |
2397 | else | |
f612b815 | 2398 | writel(PIDX_T5_V(pidx_inc) | QID_V(bar2_qid), |
df64e4d3 | 2399 | adap->bar2 + bar2_qoffset + SGE_UDB_KDOORBELL); |
2cc301d2 SR |
2400 | |
2401 | /* Re-enable BAR2 WC */ | |
2402 | t4_set_reg_field(adap, 0x10b0, 1<<15, 1<<15); | |
2403 | } | |
2404 | ||
3ccc6cf7 HS |
2405 | if (CHELSIO_CHIP_VERSION(adap->params.chip) <= CHELSIO_T5) |
2406 | t4_set_reg_field(adap, SGE_DOORBELL_CONTROL_A, DROPPED_DB_F, 0); | |
881806bc VP |
2407 | } |
2408 | ||
2409 | void t4_db_full(struct adapter *adap) | |
2410 | { | |
d14807dd | 2411 | if (is_t4(adap->params.chip)) { |
05eb2389 SW |
2412 | disable_dbs(adap); |
2413 | notify_rdma_uld(adap, CXGB4_CONTROL_DB_FULL); | |
f612b815 HS |
2414 | t4_set_reg_field(adap, SGE_INT_ENABLE3_A, |
2415 | DBFIFO_HP_INT_F | DBFIFO_LP_INT_F, 0); | |
29aaee65 | 2416 | queue_work(adap->workq, &adap->db_full_task); |
2cc301d2 | 2417 | } |
881806bc VP |
2418 | } |
2419 | ||
2420 | void t4_db_dropped(struct adapter *adap) | |
2421 | { | |
05eb2389 SW |
2422 | if (is_t4(adap->params.chip)) { |
2423 | disable_dbs(adap); | |
2424 | notify_rdma_uld(adap, CXGB4_CONTROL_DB_FULL); | |
2425 | } | |
29aaee65 | 2426 | queue_work(adap->workq, &adap->db_drop_task); |
881806bc VP |
2427 | } |
2428 | ||
b8ff05a9 DM |
2429 | static void uld_attach(struct adapter *adap, unsigned int uld) |
2430 | { | |
2431 | void *handle; | |
2432 | struct cxgb4_lld_info lli; | |
dca4faeb | 2433 | unsigned short i; |
b8ff05a9 DM |
2434 | |
2435 | lli.pdev = adap->pdev; | |
b2612722 | 2436 | lli.pf = adap->pf; |
b8ff05a9 DM |
2437 | lli.l2t = adap->l2t; |
2438 | lli.tids = &adap->tids; | |
2439 | lli.ports = adap->port; | |
2440 | lli.vr = &adap->vres; | |
2441 | lli.mtus = adap->params.mtus; | |
2442 | if (uld == CXGB4_ULD_RDMA) { | |
2443 | lli.rxq_ids = adap->sge.rdma_rxq; | |
cf38be6d | 2444 | lli.ciq_ids = adap->sge.rdma_ciq; |
b8ff05a9 | 2445 | lli.nrxq = adap->sge.rdmaqs; |
cf38be6d | 2446 | lli.nciq = adap->sge.rdmaciqs; |
b8ff05a9 | 2447 | } else if (uld == CXGB4_ULD_ISCSI) { |
f90ce561 HS |
2448 | lli.rxq_ids = adap->sge.iscsi_rxq; |
2449 | lli.nrxq = adap->sge.iscsiqsets; | |
f2692d16 VP |
2450 | } else if (uld == CXGB4_ULD_ISCSIT) { |
2451 | lli.rxq_ids = adap->sge.iscsit_rxq; | |
2452 | lli.nrxq = adap->sge.niscsitq; | |
b8ff05a9 | 2453 | } |
f90ce561 | 2454 | lli.ntxq = adap->sge.iscsiqsets; |
b8ff05a9 DM |
2455 | lli.nchan = adap->params.nports; |
2456 | lli.nports = adap->params.nports; | |
2457 | lli.wr_cred = adap->params.ofldq_wr_cred; | |
d14807dd | 2458 | lli.adapter_type = adap->params.chip; |
837e4a42 | 2459 | lli.iscsi_iolen = MAXRXDATA_G(t4_read_reg(adap, TP_PARA_REG2_A)); |
7714cb9e VP |
2460 | lli.iscsi_tagmask = t4_read_reg(adap, ULP_RX_ISCSI_TAGMASK_A); |
2461 | lli.iscsi_pgsz_order = t4_read_reg(adap, ULP_RX_ISCSI_PSZ_A); | |
2462 | lli.iscsi_llimit = t4_read_reg(adap, ULP_RX_ISCSI_LLIMIT_A); | |
2463 | lli.iscsi_ppm = &adap->iscsi_ppm; | |
7730b4c7 | 2464 | lli.cclk_ps = 1000000000 / adap->params.vpd.cclk; |
df64e4d3 HS |
2465 | lli.udb_density = 1 << adap->params.sge.eq_qpp; |
2466 | lli.ucq_density = 1 << adap->params.sge.iq_qpp; | |
dcf7b6f5 | 2467 | lli.filt_mode = adap->params.tp.vlan_pri_map; |
dca4faeb VP |
2468 | /* MODQ_REQ_MAP sets queues 0-3 to chan 0-3 */ |
2469 | for (i = 0; i < NCHAN; i++) | |
2470 | lli.tx_modq[i] = i; | |
f612b815 HS |
2471 | lli.gts_reg = adap->regs + MYPF_REG(SGE_PF_GTS_A); |
2472 | lli.db_reg = adap->regs + MYPF_REG(SGE_PF_KDOORBELL_A); | |
b8ff05a9 | 2473 | lli.fw_vers = adap->params.fw_vers; |
3069ee9b | 2474 | lli.dbfifo_int_thresh = dbfifo_int_thresh; |
04e10e21 HS |
2475 | lli.sge_ingpadboundary = adap->sge.fl_align; |
2476 | lli.sge_egrstatuspagesize = adap->sge.stat_len; | |
dca4faeb VP |
2477 | lli.sge_pktshift = adap->sge.pktshift; |
2478 | lli.enable_fw_ofld_conn = adap->flags & FW_OFLD_CONN; | |
4c2c5763 HS |
2479 | lli.max_ordird_qp = adap->params.max_ordird_qp; |
2480 | lli.max_ird_adapter = adap->params.max_ird_adapter; | |
1ac0f095 | 2481 | lli.ulptx_memwrite_dsgl = adap->params.ulptx_memwrite_dsgl; |
982b81eb | 2482 | lli.nodeid = dev_to_node(adap->pdev_dev); |
b8ff05a9 DM |
2483 | |
2484 | handle = ulds[uld].add(&lli); | |
2485 | if (IS_ERR(handle)) { | |
2486 | dev_warn(adap->pdev_dev, | |
2487 | "could not attach to the %s driver, error %ld\n", | |
2488 | uld_str[uld], PTR_ERR(handle)); | |
2489 | return; | |
2490 | } | |
2491 | ||
2492 | adap->uld_handle[uld] = handle; | |
2493 | ||
2494 | if (!netevent_registered) { | |
2495 | register_netevent_notifier(&cxgb4_netevent_nb); | |
2496 | netevent_registered = true; | |
2497 | } | |
e29f5dbc DM |
2498 | |
2499 | if (adap->flags & FULL_INIT_DONE) | |
2500 | ulds[uld].state_change(handle, CXGB4_STATE_UP); | |
b8ff05a9 DM |
2501 | } |
2502 | ||
2503 | static void attach_ulds(struct adapter *adap) | |
2504 | { | |
2505 | unsigned int i; | |
2506 | ||
01bcca68 VP |
2507 | spin_lock(&adap_rcu_lock); |
2508 | list_add_tail_rcu(&adap->rcu_node, &adap_rcu_list); | |
2509 | spin_unlock(&adap_rcu_lock); | |
2510 | ||
b8ff05a9 DM |
2511 | mutex_lock(&uld_mutex); |
2512 | list_add_tail(&adap->list_node, &adapter_list); | |
2513 | for (i = 0; i < CXGB4_ULD_MAX; i++) | |
2514 | if (ulds[i].add) | |
2515 | uld_attach(adap, i); | |
2516 | mutex_unlock(&uld_mutex); | |
2517 | } | |
2518 | ||
2519 | static void detach_ulds(struct adapter *adap) | |
2520 | { | |
2521 | unsigned int i; | |
2522 | ||
2523 | mutex_lock(&uld_mutex); | |
2524 | list_del(&adap->list_node); | |
2525 | for (i = 0; i < CXGB4_ULD_MAX; i++) | |
2526 | if (adap->uld_handle[i]) { | |
2527 | ulds[i].state_change(adap->uld_handle[i], | |
2528 | CXGB4_STATE_DETACH); | |
2529 | adap->uld_handle[i] = NULL; | |
2530 | } | |
2531 | if (netevent_registered && list_empty(&adapter_list)) { | |
2532 | unregister_netevent_notifier(&cxgb4_netevent_nb); | |
2533 | netevent_registered = false; | |
2534 | } | |
2535 | mutex_unlock(&uld_mutex); | |
01bcca68 VP |
2536 | |
2537 | spin_lock(&adap_rcu_lock); | |
2538 | list_del_rcu(&adap->rcu_node); | |
2539 | spin_unlock(&adap_rcu_lock); | |
b8ff05a9 DM |
2540 | } |
2541 | ||
2542 | static void notify_ulds(struct adapter *adap, enum cxgb4_state new_state) | |
2543 | { | |
2544 | unsigned int i; | |
2545 | ||
2546 | mutex_lock(&uld_mutex); | |
2547 | for (i = 0; i < CXGB4_ULD_MAX; i++) | |
2548 | if (adap->uld_handle[i]) | |
2549 | ulds[i].state_change(adap->uld_handle[i], new_state); | |
2550 | mutex_unlock(&uld_mutex); | |
2551 | } | |
2552 | ||
2553 | /** | |
2554 | * cxgb4_register_uld - register an upper-layer driver | |
2555 | * @type: the ULD type | |
2556 | * @p: the ULD methods | |
2557 | * | |
2558 | * Registers an upper-layer driver with this driver and notifies the ULD | |
2559 | * about any presently available devices that support its type. Returns | |
2560 | * %-EBUSY if a ULD of the same type is already registered. | |
2561 | */ | |
2562 | int cxgb4_register_uld(enum cxgb4_uld type, const struct cxgb4_uld_info *p) | |
2563 | { | |
2564 | int ret = 0; | |
2565 | struct adapter *adap; | |
2566 | ||
2567 | if (type >= CXGB4_ULD_MAX) | |
2568 | return -EINVAL; | |
2569 | mutex_lock(&uld_mutex); | |
2570 | if (ulds[type].add) { | |
2571 | ret = -EBUSY; | |
2572 | goto out; | |
2573 | } | |
2574 | ulds[type] = *p; | |
2575 | list_for_each_entry(adap, &adapter_list, list_node) | |
2576 | uld_attach(adap, type); | |
2577 | out: mutex_unlock(&uld_mutex); | |
2578 | return ret; | |
2579 | } | |
2580 | EXPORT_SYMBOL(cxgb4_register_uld); | |
2581 | ||
2582 | /** | |
2583 | * cxgb4_unregister_uld - unregister an upper-layer driver | |
2584 | * @type: the ULD type | |
2585 | * | |
2586 | * Unregisters an existing upper-layer driver. | |
2587 | */ | |
2588 | int cxgb4_unregister_uld(enum cxgb4_uld type) | |
2589 | { | |
2590 | struct adapter *adap; | |
2591 | ||
2592 | if (type >= CXGB4_ULD_MAX) | |
2593 | return -EINVAL; | |
2594 | mutex_lock(&uld_mutex); | |
2595 | list_for_each_entry(adap, &adapter_list, list_node) | |
2596 | adap->uld_handle[type] = NULL; | |
2597 | ulds[type].add = NULL; | |
2598 | mutex_unlock(&uld_mutex); | |
2599 | return 0; | |
2600 | } | |
2601 | EXPORT_SYMBOL(cxgb4_unregister_uld); | |
2602 | ||
1bb60376 | 2603 | #if IS_ENABLED(CONFIG_IPV6) |
b5a02f50 AB |
2604 | static int cxgb4_inet6addr_handler(struct notifier_block *this, |
2605 | unsigned long event, void *data) | |
01bcca68 | 2606 | { |
b5a02f50 AB |
2607 | struct inet6_ifaddr *ifa = data; |
2608 | struct net_device *event_dev = ifa->idev->dev; | |
2609 | const struct device *parent = NULL; | |
2610 | #if IS_ENABLED(CONFIG_BONDING) | |
01bcca68 | 2611 | struct adapter *adap; |
b5a02f50 AB |
2612 | #endif |
2613 | if (event_dev->priv_flags & IFF_802_1Q_VLAN) | |
2614 | event_dev = vlan_dev_real_dev(event_dev); | |
2615 | #if IS_ENABLED(CONFIG_BONDING) | |
2616 | if (event_dev->flags & IFF_MASTER) { | |
2617 | list_for_each_entry(adap, &adapter_list, list_node) { | |
2618 | switch (event) { | |
2619 | case NETDEV_UP: | |
2620 | cxgb4_clip_get(adap->port[0], | |
2621 | (const u32 *)ifa, 1); | |
2622 | break; | |
2623 | case NETDEV_DOWN: | |
2624 | cxgb4_clip_release(adap->port[0], | |
2625 | (const u32 *)ifa, 1); | |
2626 | break; | |
2627 | default: | |
2628 | break; | |
2629 | } | |
2630 | } | |
2631 | return NOTIFY_OK; | |
2632 | } | |
2633 | #endif | |
01bcca68 | 2634 | |
b5a02f50 AB |
2635 | if (event_dev) |
2636 | parent = event_dev->dev.parent; | |
01bcca68 | 2637 | |
b5a02f50 | 2638 | if (parent && parent->driver == &cxgb4_driver.driver) { |
01bcca68 VP |
2639 | switch (event) { |
2640 | case NETDEV_UP: | |
b5a02f50 | 2641 | cxgb4_clip_get(event_dev, (const u32 *)ifa, 1); |
01bcca68 VP |
2642 | break; |
2643 | case NETDEV_DOWN: | |
b5a02f50 | 2644 | cxgb4_clip_release(event_dev, (const u32 *)ifa, 1); |
01bcca68 VP |
2645 | break; |
2646 | default: | |
2647 | break; | |
2648 | } | |
2649 | } | |
b5a02f50 | 2650 | return NOTIFY_OK; |
01bcca68 VP |
2651 | } |
2652 | ||
b5a02f50 | 2653 | static bool inet6addr_registered; |
01bcca68 VP |
2654 | static struct notifier_block cxgb4_inet6addr_notifier = { |
2655 | .notifier_call = cxgb4_inet6addr_handler | |
2656 | }; | |
2657 | ||
01bcca68 VP |
2658 | static void update_clip(const struct adapter *adap) |
2659 | { | |
2660 | int i; | |
2661 | struct net_device *dev; | |
2662 | int ret; | |
2663 | ||
2664 | rcu_read_lock(); | |
2665 | ||
2666 | for (i = 0; i < MAX_NPORTS; i++) { | |
2667 | dev = adap->port[i]; | |
2668 | ret = 0; | |
2669 | ||
2670 | if (dev) | |
b5a02f50 | 2671 | ret = cxgb4_update_root_dev_clip(dev); |
01bcca68 VP |
2672 | |
2673 | if (ret < 0) | |
2674 | break; | |
2675 | } | |
2676 | rcu_read_unlock(); | |
2677 | } | |
1bb60376 | 2678 | #endif /* IS_ENABLED(CONFIG_IPV6) */ |
01bcca68 | 2679 | |
b8ff05a9 DM |
2680 | /** |
2681 | * cxgb_up - enable the adapter | |
2682 | * @adap: adapter being enabled | |
2683 | * | |
2684 | * Called when the first port is enabled, this function performs the | |
2685 | * actions necessary to make an adapter operational, such as completing | |
2686 | * the initialization of HW modules, and enabling interrupts. | |
2687 | * | |
2688 | * Must be called with the rtnl lock held. | |
2689 | */ | |
2690 | static int cxgb_up(struct adapter *adap) | |
2691 | { | |
aaefae9b | 2692 | int err; |
b8ff05a9 | 2693 | |
aaefae9b DM |
2694 | err = setup_sge_queues(adap); |
2695 | if (err) | |
2696 | goto out; | |
2697 | err = setup_rss(adap); | |
2698 | if (err) | |
2699 | goto freeq; | |
b8ff05a9 DM |
2700 | |
2701 | if (adap->flags & USING_MSIX) { | |
aaefae9b | 2702 | name_msix_vecs(adap); |
b8ff05a9 DM |
2703 | err = request_irq(adap->msix_info[0].vec, t4_nondata_intr, 0, |
2704 | adap->msix_info[0].desc, adap); | |
2705 | if (err) | |
2706 | goto irq_err; | |
2707 | ||
2708 | err = request_msix_queue_irqs(adap); | |
2709 | if (err) { | |
2710 | free_irq(adap->msix_info[0].vec, adap); | |
2711 | goto irq_err; | |
2712 | } | |
2713 | } else { | |
2714 | err = request_irq(adap->pdev->irq, t4_intr_handler(adap), | |
2715 | (adap->flags & USING_MSI) ? 0 : IRQF_SHARED, | |
b1a3c2b6 | 2716 | adap->port[0]->name, adap); |
b8ff05a9 DM |
2717 | if (err) |
2718 | goto irq_err; | |
2719 | } | |
2720 | enable_rx(adap); | |
2721 | t4_sge_start(adap); | |
2722 | t4_intr_enable(adap); | |
aaefae9b | 2723 | adap->flags |= FULL_INIT_DONE; |
b8ff05a9 | 2724 | notify_ulds(adap, CXGB4_STATE_UP); |
1bb60376 | 2725 | #if IS_ENABLED(CONFIG_IPV6) |
01bcca68 | 2726 | update_clip(adap); |
1bb60376 | 2727 | #endif |
b8ff05a9 DM |
2728 | out: |
2729 | return err; | |
2730 | irq_err: | |
2731 | dev_err(adap->pdev_dev, "request_irq failed, err %d\n", err); | |
aaefae9b DM |
2732 | freeq: |
2733 | t4_free_sge_resources(adap); | |
b8ff05a9 DM |
2734 | goto out; |
2735 | } | |
2736 | ||
2737 | static void cxgb_down(struct adapter *adapter) | |
2738 | { | |
b8ff05a9 | 2739 | cancel_work_sync(&adapter->tid_release_task); |
881806bc VP |
2740 | cancel_work_sync(&adapter->db_full_task); |
2741 | cancel_work_sync(&adapter->db_drop_task); | |
b8ff05a9 | 2742 | adapter->tid_release_task_busy = false; |
204dc3c0 | 2743 | adapter->tid_release_head = NULL; |
b8ff05a9 | 2744 | |
aaefae9b DM |
2745 | t4_sge_stop(adapter); |
2746 | t4_free_sge_resources(adapter); | |
2747 | adapter->flags &= ~FULL_INIT_DONE; | |
b8ff05a9 DM |
2748 | } |
2749 | ||
2750 | /* | |
2751 | * net_device operations | |
2752 | */ | |
2753 | static int cxgb_open(struct net_device *dev) | |
2754 | { | |
2755 | int err; | |
2756 | struct port_info *pi = netdev_priv(dev); | |
2757 | struct adapter *adapter = pi->adapter; | |
2758 | ||
6a3c869a DM |
2759 | netif_carrier_off(dev); |
2760 | ||
aaefae9b DM |
2761 | if (!(adapter->flags & FULL_INIT_DONE)) { |
2762 | err = cxgb_up(adapter); | |
2763 | if (err < 0) | |
2764 | return err; | |
2765 | } | |
b8ff05a9 | 2766 | |
f68707b8 DM |
2767 | err = link_start(dev); |
2768 | if (!err) | |
2769 | netif_tx_start_all_queues(dev); | |
2770 | return err; | |
b8ff05a9 DM |
2771 | } |
2772 | ||
2773 | static int cxgb_close(struct net_device *dev) | |
2774 | { | |
b8ff05a9 DM |
2775 | struct port_info *pi = netdev_priv(dev); |
2776 | struct adapter *adapter = pi->adapter; | |
2777 | ||
2778 | netif_tx_stop_all_queues(dev); | |
2779 | netif_carrier_off(dev); | |
b2612722 | 2780 | return t4_enable_vi(adapter, adapter->pf, pi->viid, false, false); |
b8ff05a9 DM |
2781 | } |
2782 | ||
f2b7e78d VP |
2783 | /* Return an error number if the indicated filter isn't writable ... |
2784 | */ | |
2785 | static int writable_filter(struct filter_entry *f) | |
2786 | { | |
2787 | if (f->locked) | |
2788 | return -EPERM; | |
2789 | if (f->pending) | |
2790 | return -EBUSY; | |
2791 | ||
2792 | return 0; | |
2793 | } | |
2794 | ||
2795 | /* Delete the filter at the specified index (if valid). The checks for all | |
2796 | * the common problems with doing this like the filter being locked, currently | |
2797 | * pending in another operation, etc. | |
2798 | */ | |
2799 | static int delete_filter(struct adapter *adapter, unsigned int fidx) | |
2800 | { | |
2801 | struct filter_entry *f; | |
2802 | int ret; | |
2803 | ||
dca4faeb | 2804 | if (fidx >= adapter->tids.nftids + adapter->tids.nsftids) |
f2b7e78d VP |
2805 | return -EINVAL; |
2806 | ||
2807 | f = &adapter->tids.ftid_tab[fidx]; | |
2808 | ret = writable_filter(f); | |
2809 | if (ret) | |
2810 | return ret; | |
2811 | if (f->valid) | |
2812 | return del_filter_wr(adapter, fidx); | |
2813 | ||
2814 | return 0; | |
2815 | } | |
2816 | ||
dca4faeb | 2817 | int cxgb4_create_server_filter(const struct net_device *dev, unsigned int stid, |
793dad94 VP |
2818 | __be32 sip, __be16 sport, __be16 vlan, |
2819 | unsigned int queue, unsigned char port, unsigned char mask) | |
dca4faeb VP |
2820 | { |
2821 | int ret; | |
2822 | struct filter_entry *f; | |
2823 | struct adapter *adap; | |
2824 | int i; | |
2825 | u8 *val; | |
2826 | ||
2827 | adap = netdev2adap(dev); | |
2828 | ||
1cab775c | 2829 | /* Adjust stid to correct filter index */ |
470c60c4 | 2830 | stid -= adap->tids.sftid_base; |
1cab775c VP |
2831 | stid += adap->tids.nftids; |
2832 | ||
dca4faeb VP |
2833 | /* Check to make sure the filter requested is writable ... |
2834 | */ | |
2835 | f = &adap->tids.ftid_tab[stid]; | |
2836 | ret = writable_filter(f); | |
2837 | if (ret) | |
2838 | return ret; | |
2839 | ||
2840 | /* Clear out any old resources being used by the filter before | |
2841 | * we start constructing the new filter. | |
2842 | */ | |
2843 | if (f->valid) | |
2844 | clear_filter(adap, f); | |
2845 | ||
2846 | /* Clear out filter specifications */ | |
2847 | memset(&f->fs, 0, sizeof(struct ch_filter_specification)); | |
2848 | f->fs.val.lport = cpu_to_be16(sport); | |
2849 | f->fs.mask.lport = ~0; | |
2850 | val = (u8 *)&sip; | |
793dad94 | 2851 | if ((val[0] | val[1] | val[2] | val[3]) != 0) { |
dca4faeb VP |
2852 | for (i = 0; i < 4; i++) { |
2853 | f->fs.val.lip[i] = val[i]; | |
2854 | f->fs.mask.lip[i] = ~0; | |
2855 | } | |
0d804338 | 2856 | if (adap->params.tp.vlan_pri_map & PORT_F) { |
793dad94 VP |
2857 | f->fs.val.iport = port; |
2858 | f->fs.mask.iport = mask; | |
2859 | } | |
2860 | } | |
dca4faeb | 2861 | |
0d804338 | 2862 | if (adap->params.tp.vlan_pri_map & PROTOCOL_F) { |
7c89e555 KS |
2863 | f->fs.val.proto = IPPROTO_TCP; |
2864 | f->fs.mask.proto = ~0; | |
2865 | } | |
2866 | ||
dca4faeb VP |
2867 | f->fs.dirsteer = 1; |
2868 | f->fs.iq = queue; | |
2869 | /* Mark filter as locked */ | |
2870 | f->locked = 1; | |
2871 | f->fs.rpttid = 1; | |
2872 | ||
2873 | ret = set_filter_wr(adap, stid); | |
2874 | if (ret) { | |
2875 | clear_filter(adap, f); | |
2876 | return ret; | |
2877 | } | |
2878 | ||
2879 | return 0; | |
2880 | } | |
2881 | EXPORT_SYMBOL(cxgb4_create_server_filter); | |
2882 | ||
2883 | int cxgb4_remove_server_filter(const struct net_device *dev, unsigned int stid, | |
2884 | unsigned int queue, bool ipv6) | |
2885 | { | |
2886 | int ret; | |
2887 | struct filter_entry *f; | |
2888 | struct adapter *adap; | |
2889 | ||
2890 | adap = netdev2adap(dev); | |
1cab775c VP |
2891 | |
2892 | /* Adjust stid to correct filter index */ | |
470c60c4 | 2893 | stid -= adap->tids.sftid_base; |
1cab775c VP |
2894 | stid += adap->tids.nftids; |
2895 | ||
dca4faeb VP |
2896 | f = &adap->tids.ftid_tab[stid]; |
2897 | /* Unlock the filter */ | |
2898 | f->locked = 0; | |
2899 | ||
2900 | ret = delete_filter(adap, stid); | |
2901 | if (ret) | |
2902 | return ret; | |
2903 | ||
2904 | return 0; | |
2905 | } | |
2906 | EXPORT_SYMBOL(cxgb4_remove_server_filter); | |
2907 | ||
f5152c90 DM |
2908 | static struct rtnl_link_stats64 *cxgb_get_stats(struct net_device *dev, |
2909 | struct rtnl_link_stats64 *ns) | |
b8ff05a9 DM |
2910 | { |
2911 | struct port_stats stats; | |
2912 | struct port_info *p = netdev_priv(dev); | |
2913 | struct adapter *adapter = p->adapter; | |
b8ff05a9 | 2914 | |
9fe6cb58 GS |
2915 | /* Block retrieving statistics during EEH error |
2916 | * recovery. Otherwise, the recovery might fail | |
2917 | * and the PCI device will be removed permanently | |
2918 | */ | |
b8ff05a9 | 2919 | spin_lock(&adapter->stats_lock); |
9fe6cb58 GS |
2920 | if (!netif_device_present(dev)) { |
2921 | spin_unlock(&adapter->stats_lock); | |
2922 | return ns; | |
2923 | } | |
a4cfd929 HS |
2924 | t4_get_port_stats_offset(adapter, p->tx_chan, &stats, |
2925 | &p->stats_base); | |
b8ff05a9 DM |
2926 | spin_unlock(&adapter->stats_lock); |
2927 | ||
2928 | ns->tx_bytes = stats.tx_octets; | |
2929 | ns->tx_packets = stats.tx_frames; | |
2930 | ns->rx_bytes = stats.rx_octets; | |
2931 | ns->rx_packets = stats.rx_frames; | |
2932 | ns->multicast = stats.rx_mcast_frames; | |
2933 | ||
2934 | /* detailed rx_errors */ | |
2935 | ns->rx_length_errors = stats.rx_jabber + stats.rx_too_long + | |
2936 | stats.rx_runt; | |
2937 | ns->rx_over_errors = 0; | |
2938 | ns->rx_crc_errors = stats.rx_fcs_err; | |
2939 | ns->rx_frame_errors = stats.rx_symbol_err; | |
2940 | ns->rx_fifo_errors = stats.rx_ovflow0 + stats.rx_ovflow1 + | |
2941 | stats.rx_ovflow2 + stats.rx_ovflow3 + | |
2942 | stats.rx_trunc0 + stats.rx_trunc1 + | |
2943 | stats.rx_trunc2 + stats.rx_trunc3; | |
2944 | ns->rx_missed_errors = 0; | |
2945 | ||
2946 | /* detailed tx_errors */ | |
2947 | ns->tx_aborted_errors = 0; | |
2948 | ns->tx_carrier_errors = 0; | |
2949 | ns->tx_fifo_errors = 0; | |
2950 | ns->tx_heartbeat_errors = 0; | |
2951 | ns->tx_window_errors = 0; | |
2952 | ||
2953 | ns->tx_errors = stats.tx_error_frames; | |
2954 | ns->rx_errors = stats.rx_symbol_err + stats.rx_fcs_err + | |
2955 | ns->rx_length_errors + stats.rx_len_err + ns->rx_fifo_errors; | |
2956 | return ns; | |
2957 | } | |
2958 | ||
2959 | static int cxgb_ioctl(struct net_device *dev, struct ifreq *req, int cmd) | |
2960 | { | |
060e0c75 | 2961 | unsigned int mbox; |
b8ff05a9 DM |
2962 | int ret = 0, prtad, devad; |
2963 | struct port_info *pi = netdev_priv(dev); | |
2964 | struct mii_ioctl_data *data = (struct mii_ioctl_data *)&req->ifr_data; | |
2965 | ||
2966 | switch (cmd) { | |
2967 | case SIOCGMIIPHY: | |
2968 | if (pi->mdio_addr < 0) | |
2969 | return -EOPNOTSUPP; | |
2970 | data->phy_id = pi->mdio_addr; | |
2971 | break; | |
2972 | case SIOCGMIIREG: | |
2973 | case SIOCSMIIREG: | |
2974 | if (mdio_phy_id_is_c45(data->phy_id)) { | |
2975 | prtad = mdio_phy_id_prtad(data->phy_id); | |
2976 | devad = mdio_phy_id_devad(data->phy_id); | |
2977 | } else if (data->phy_id < 32) { | |
2978 | prtad = data->phy_id; | |
2979 | devad = 0; | |
2980 | data->reg_num &= 0x1f; | |
2981 | } else | |
2982 | return -EINVAL; | |
2983 | ||
b2612722 | 2984 | mbox = pi->adapter->pf; |
b8ff05a9 | 2985 | if (cmd == SIOCGMIIREG) |
060e0c75 | 2986 | ret = t4_mdio_rd(pi->adapter, mbox, prtad, devad, |
b8ff05a9 DM |
2987 | data->reg_num, &data->val_out); |
2988 | else | |
060e0c75 | 2989 | ret = t4_mdio_wr(pi->adapter, mbox, prtad, devad, |
b8ff05a9 DM |
2990 | data->reg_num, data->val_in); |
2991 | break; | |
5e2a5ebc HS |
2992 | case SIOCGHWTSTAMP: |
2993 | return copy_to_user(req->ifr_data, &pi->tstamp_config, | |
2994 | sizeof(pi->tstamp_config)) ? | |
2995 | -EFAULT : 0; | |
2996 | case SIOCSHWTSTAMP: | |
2997 | if (copy_from_user(&pi->tstamp_config, req->ifr_data, | |
2998 | sizeof(pi->tstamp_config))) | |
2999 | return -EFAULT; | |
3000 | ||
3001 | switch (pi->tstamp_config.rx_filter) { | |
3002 | case HWTSTAMP_FILTER_NONE: | |
3003 | pi->rxtstamp = false; | |
3004 | break; | |
3005 | case HWTSTAMP_FILTER_ALL: | |
3006 | pi->rxtstamp = true; | |
3007 | break; | |
3008 | default: | |
3009 | pi->tstamp_config.rx_filter = HWTSTAMP_FILTER_NONE; | |
3010 | return -ERANGE; | |
3011 | } | |
3012 | ||
3013 | return copy_to_user(req->ifr_data, &pi->tstamp_config, | |
3014 | sizeof(pi->tstamp_config)) ? | |
3015 | -EFAULT : 0; | |
b8ff05a9 DM |
3016 | default: |
3017 | return -EOPNOTSUPP; | |
3018 | } | |
3019 | return ret; | |
3020 | } | |
3021 | ||
3022 | static void cxgb_set_rxmode(struct net_device *dev) | |
3023 | { | |
3024 | /* unfortunately we can't return errors to the stack */ | |
3025 | set_rxmode(dev, -1, false); | |
3026 | } | |
3027 | ||
3028 | static int cxgb_change_mtu(struct net_device *dev, int new_mtu) | |
3029 | { | |
3030 | int ret; | |
3031 | struct port_info *pi = netdev_priv(dev); | |
3032 | ||
3033 | if (new_mtu < 81 || new_mtu > MAX_MTU) /* accommodate SACK */ | |
3034 | return -EINVAL; | |
b2612722 | 3035 | ret = t4_set_rxmode(pi->adapter, pi->adapter->pf, pi->viid, new_mtu, -1, |
060e0c75 | 3036 | -1, -1, -1, true); |
b8ff05a9 DM |
3037 | if (!ret) |
3038 | dev->mtu = new_mtu; | |
3039 | return ret; | |
3040 | } | |
3041 | ||
3042 | static int cxgb_set_mac_addr(struct net_device *dev, void *p) | |
3043 | { | |
3044 | int ret; | |
3045 | struct sockaddr *addr = p; | |
3046 | struct port_info *pi = netdev_priv(dev); | |
3047 | ||
3048 | if (!is_valid_ether_addr(addr->sa_data)) | |
504f9b5a | 3049 | return -EADDRNOTAVAIL; |
b8ff05a9 | 3050 | |
b2612722 | 3051 | ret = t4_change_mac(pi->adapter, pi->adapter->pf, pi->viid, |
060e0c75 | 3052 | pi->xact_addr_filt, addr->sa_data, true, true); |
b8ff05a9 DM |
3053 | if (ret < 0) |
3054 | return ret; | |
3055 | ||
3056 | memcpy(dev->dev_addr, addr->sa_data, dev->addr_len); | |
3057 | pi->xact_addr_filt = ret; | |
3058 | return 0; | |
3059 | } | |
3060 | ||
b8ff05a9 DM |
3061 | #ifdef CONFIG_NET_POLL_CONTROLLER |
3062 | static void cxgb_netpoll(struct net_device *dev) | |
3063 | { | |
3064 | struct port_info *pi = netdev_priv(dev); | |
3065 | struct adapter *adap = pi->adapter; | |
3066 | ||
3067 | if (adap->flags & USING_MSIX) { | |
3068 | int i; | |
3069 | struct sge_eth_rxq *rx = &adap->sge.ethrxq[pi->first_qset]; | |
3070 | ||
3071 | for (i = pi->nqsets; i; i--, rx++) | |
3072 | t4_sge_intr_msix(0, &rx->rspq); | |
3073 | } else | |
3074 | t4_intr_handler(adap)(0, adap); | |
3075 | } | |
3076 | #endif | |
3077 | ||
3078 | static const struct net_device_ops cxgb4_netdev_ops = { | |
3079 | .ndo_open = cxgb_open, | |
3080 | .ndo_stop = cxgb_close, | |
3081 | .ndo_start_xmit = t4_eth_xmit, | |
688848b1 | 3082 | .ndo_select_queue = cxgb_select_queue, |
9be793bf | 3083 | .ndo_get_stats64 = cxgb_get_stats, |
b8ff05a9 DM |
3084 | .ndo_set_rx_mode = cxgb_set_rxmode, |
3085 | .ndo_set_mac_address = cxgb_set_mac_addr, | |
2ed28baa | 3086 | .ndo_set_features = cxgb_set_features, |
b8ff05a9 DM |
3087 | .ndo_validate_addr = eth_validate_addr, |
3088 | .ndo_do_ioctl = cxgb_ioctl, | |
3089 | .ndo_change_mtu = cxgb_change_mtu, | |
b8ff05a9 DM |
3090 | #ifdef CONFIG_NET_POLL_CONTROLLER |
3091 | .ndo_poll_controller = cxgb_netpoll, | |
3092 | #endif | |
84a200b3 VP |
3093 | #ifdef CONFIG_CHELSIO_T4_FCOE |
3094 | .ndo_fcoe_enable = cxgb_fcoe_enable, | |
3095 | .ndo_fcoe_disable = cxgb_fcoe_disable, | |
3096 | #endif /* CONFIG_CHELSIO_T4_FCOE */ | |
3a336cb1 HS |
3097 | #ifdef CONFIG_NET_RX_BUSY_POLL |
3098 | .ndo_busy_poll = cxgb_busy_poll, | |
3099 | #endif | |
3100 | ||
b8ff05a9 DM |
3101 | }; |
3102 | ||
3103 | void t4_fatal_err(struct adapter *adap) | |
3104 | { | |
f612b815 | 3105 | t4_set_reg_field(adap, SGE_CONTROL_A, GLOBALENABLE_F, 0); |
b8ff05a9 DM |
3106 | t4_intr_disable(adap); |
3107 | dev_alert(adap->pdev_dev, "encountered fatal error, adapter stopped\n"); | |
3108 | } | |
3109 | ||
3110 | static void setup_memwin(struct adapter *adap) | |
3111 | { | |
b562fc37 | 3112 | u32 nic_win_base = t4_get_util_window(adap); |
b8ff05a9 | 3113 | |
b562fc37 | 3114 | t4_setup_memwin(adap, nic_win_base, MEMWIN_NIC); |
636f9d37 VP |
3115 | } |
3116 | ||
3117 | static void setup_memwin_rdma(struct adapter *adap) | |
3118 | { | |
1ae970e0 | 3119 | if (adap->vres.ocq.size) { |
0abfd152 HS |
3120 | u32 start; |
3121 | unsigned int sz_kb; | |
1ae970e0 | 3122 | |
0abfd152 HS |
3123 | start = t4_read_pcie_cfg4(adap, PCI_BASE_ADDRESS_2); |
3124 | start &= PCI_BASE_ADDRESS_MEM_MASK; | |
3125 | start += OCQ_WIN_OFFSET(adap->pdev, &adap->vres); | |
1ae970e0 DM |
3126 | sz_kb = roundup_pow_of_two(adap->vres.ocq.size) >> 10; |
3127 | t4_write_reg(adap, | |
f061de42 HS |
3128 | PCIE_MEM_ACCESS_REG(PCIE_MEM_ACCESS_BASE_WIN_A, 3), |
3129 | start | BIR_V(1) | WINDOW_V(ilog2(sz_kb))); | |
1ae970e0 | 3130 | t4_write_reg(adap, |
f061de42 | 3131 | PCIE_MEM_ACCESS_REG(PCIE_MEM_ACCESS_OFFSET_A, 3), |
1ae970e0 DM |
3132 | adap->vres.ocq.start); |
3133 | t4_read_reg(adap, | |
f061de42 | 3134 | PCIE_MEM_ACCESS_REG(PCIE_MEM_ACCESS_OFFSET_A, 3)); |
1ae970e0 | 3135 | } |
b8ff05a9 DM |
3136 | } |
3137 | ||
02b5fb8e DM |
3138 | static int adap_init1(struct adapter *adap, struct fw_caps_config_cmd *c) |
3139 | { | |
3140 | u32 v; | |
3141 | int ret; | |
3142 | ||
3143 | /* get device capabilities */ | |
3144 | memset(c, 0, sizeof(*c)); | |
e2ac9628 HS |
3145 | c->op_to_write = htonl(FW_CMD_OP_V(FW_CAPS_CONFIG_CMD) | |
3146 | FW_CMD_REQUEST_F | FW_CMD_READ_F); | |
ce91a923 | 3147 | c->cfvalid_to_len16 = htonl(FW_LEN16(*c)); |
b2612722 | 3148 | ret = t4_wr_mbox(adap, adap->mbox, c, sizeof(*c), c); |
02b5fb8e DM |
3149 | if (ret < 0) |
3150 | return ret; | |
3151 | ||
e2ac9628 HS |
3152 | c->op_to_write = htonl(FW_CMD_OP_V(FW_CAPS_CONFIG_CMD) | |
3153 | FW_CMD_REQUEST_F | FW_CMD_WRITE_F); | |
b2612722 | 3154 | ret = t4_wr_mbox(adap, adap->mbox, c, sizeof(*c), NULL); |
02b5fb8e DM |
3155 | if (ret < 0) |
3156 | return ret; | |
3157 | ||
b2612722 | 3158 | ret = t4_config_glbl_rss(adap, adap->pf, |
02b5fb8e | 3159 | FW_RSS_GLB_CONFIG_CMD_MODE_BASICVIRTUAL, |
b2e1a3f0 HS |
3160 | FW_RSS_GLB_CONFIG_CMD_TNLMAPEN_F | |
3161 | FW_RSS_GLB_CONFIG_CMD_TNLALLLKP_F); | |
02b5fb8e DM |
3162 | if (ret < 0) |
3163 | return ret; | |
3164 | ||
b2612722 | 3165 | ret = t4_cfg_pfvf(adap, adap->mbox, adap->pf, 0, adap->sge.egr_sz, 64, |
4b8e27a8 HS |
3166 | MAX_INGQ, 0, 0, 4, 0xf, 0xf, 16, FW_CMD_CAP_PF, |
3167 | FW_CMD_CAP_PF); | |
02b5fb8e DM |
3168 | if (ret < 0) |
3169 | return ret; | |
3170 | ||
3171 | t4_sge_init(adap); | |
3172 | ||
02b5fb8e | 3173 | /* tweak some settings */ |
837e4a42 | 3174 | t4_write_reg(adap, TP_SHIFT_CNT_A, 0x64f8849); |
0d804338 | 3175 | t4_write_reg(adap, ULP_RX_TDDP_PSZ_A, HPZ0_V(PAGE_SHIFT - 12)); |
837e4a42 HS |
3176 | t4_write_reg(adap, TP_PIO_ADDR_A, TP_INGRESS_CONFIG_A); |
3177 | v = t4_read_reg(adap, TP_PIO_DATA_A); | |
3178 | t4_write_reg(adap, TP_PIO_DATA_A, v & ~CSUM_HAS_PSEUDO_HDR_F); | |
060e0c75 | 3179 | |
dca4faeb VP |
3180 | /* first 4 Tx modulation queues point to consecutive Tx channels */ |
3181 | adap->params.tp.tx_modq_map = 0xE4; | |
0d804338 HS |
3182 | t4_write_reg(adap, TP_TX_MOD_QUEUE_REQ_MAP_A, |
3183 | TX_MOD_QUEUE_REQ_MAP_V(adap->params.tp.tx_modq_map)); | |
dca4faeb VP |
3184 | |
3185 | /* associate each Tx modulation queue with consecutive Tx channels */ | |
3186 | v = 0x84218421; | |
837e4a42 | 3187 | t4_write_indirect(adap, TP_PIO_ADDR_A, TP_PIO_DATA_A, |
0d804338 | 3188 | &v, 1, TP_TX_SCHED_HDR_A); |
837e4a42 | 3189 | t4_write_indirect(adap, TP_PIO_ADDR_A, TP_PIO_DATA_A, |
0d804338 | 3190 | &v, 1, TP_TX_SCHED_FIFO_A); |
837e4a42 | 3191 | t4_write_indirect(adap, TP_PIO_ADDR_A, TP_PIO_DATA_A, |
0d804338 | 3192 | &v, 1, TP_TX_SCHED_PCMD_A); |
dca4faeb VP |
3193 | |
3194 | #define T4_TX_MODQ_10G_WEIGHT_DEFAULT 16 /* in KB units */ | |
3195 | if (is_offload(adap)) { | |
0d804338 HS |
3196 | t4_write_reg(adap, TP_TX_MOD_QUEUE_WEIGHT0_A, |
3197 | TX_MODQ_WEIGHT0_V(T4_TX_MODQ_10G_WEIGHT_DEFAULT) | | |
3198 | TX_MODQ_WEIGHT1_V(T4_TX_MODQ_10G_WEIGHT_DEFAULT) | | |
3199 | TX_MODQ_WEIGHT2_V(T4_TX_MODQ_10G_WEIGHT_DEFAULT) | | |
3200 | TX_MODQ_WEIGHT3_V(T4_TX_MODQ_10G_WEIGHT_DEFAULT)); | |
3201 | t4_write_reg(adap, TP_TX_MOD_CHANNEL_WEIGHT_A, | |
3202 | TX_MODQ_WEIGHT0_V(T4_TX_MODQ_10G_WEIGHT_DEFAULT) | | |
3203 | TX_MODQ_WEIGHT1_V(T4_TX_MODQ_10G_WEIGHT_DEFAULT) | | |
3204 | TX_MODQ_WEIGHT2_V(T4_TX_MODQ_10G_WEIGHT_DEFAULT) | | |
3205 | TX_MODQ_WEIGHT3_V(T4_TX_MODQ_10G_WEIGHT_DEFAULT)); | |
dca4faeb VP |
3206 | } |
3207 | ||
060e0c75 | 3208 | /* get basic stuff going */ |
b2612722 | 3209 | return t4_early_init(adap, adap->pf); |
02b5fb8e DM |
3210 | } |
3211 | ||
b8ff05a9 DM |
3212 | /* |
3213 | * Max # of ATIDs. The absolute HW max is 16K but we keep it lower. | |
3214 | */ | |
3215 | #define MAX_ATIDS 8192U | |
3216 | ||
636f9d37 VP |
3217 | /* |
3218 | * Phase 0 of initialization: contact FW, obtain config, perform basic init. | |
3219 | * | |
3220 | * If the firmware we're dealing with has Configuration File support, then | |
3221 | * we use that to perform all configuration | |
3222 | */ | |
3223 | ||
3224 | /* | |
3225 | * Tweak configuration based on module parameters, etc. Most of these have | |
3226 | * defaults assigned to them by Firmware Configuration Files (if we're using | |
3227 | * them) but need to be explicitly set if we're using hard-coded | |
3228 | * initialization. But even in the case of using Firmware Configuration | |
3229 | * Files, we'd like to expose the ability to change these via module | |
3230 | * parameters so these are essentially common tweaks/settings for | |
3231 | * Configuration Files and hard-coded initialization ... | |
3232 | */ | |
3233 | static int adap_init0_tweaks(struct adapter *adapter) | |
3234 | { | |
3235 | /* | |
3236 | * Fix up various Host-Dependent Parameters like Page Size, Cache | |
3237 | * Line Size, etc. The firmware default is for a 4KB Page Size and | |
3238 | * 64B Cache Line Size ... | |
3239 | */ | |
3240 | t4_fixup_host_params(adapter, PAGE_SIZE, L1_CACHE_BYTES); | |
3241 | ||
3242 | /* | |
3243 | * Process module parameters which affect early initialization. | |
3244 | */ | |
3245 | if (rx_dma_offset != 2 && rx_dma_offset != 0) { | |
3246 | dev_err(&adapter->pdev->dev, | |
3247 | "Ignoring illegal rx_dma_offset=%d, using 2\n", | |
3248 | rx_dma_offset); | |
3249 | rx_dma_offset = 2; | |
3250 | } | |
f612b815 HS |
3251 | t4_set_reg_field(adapter, SGE_CONTROL_A, |
3252 | PKTSHIFT_V(PKTSHIFT_M), | |
3253 | PKTSHIFT_V(rx_dma_offset)); | |
636f9d37 VP |
3254 | |
3255 | /* | |
3256 | * Don't include the "IP Pseudo Header" in CPL_RX_PKT checksums: Linux | |
3257 | * adds the pseudo header itself. | |
3258 | */ | |
837e4a42 HS |
3259 | t4_tp_wr_bits_indirect(adapter, TP_INGRESS_CONFIG_A, |
3260 | CSUM_HAS_PSEUDO_HDR_F, 0); | |
636f9d37 VP |
3261 | |
3262 | return 0; | |
3263 | } | |
3264 | ||
01b69614 HS |
3265 | /* 10Gb/s-BT PHY Support. chip-external 10Gb/s-BT PHYs are complex chips |
3266 | * unto themselves and they contain their own firmware to perform their | |
3267 | * tasks ... | |
3268 | */ | |
3269 | static int phy_aq1202_version(const u8 *phy_fw_data, | |
3270 | size_t phy_fw_size) | |
3271 | { | |
3272 | int offset; | |
3273 | ||
3274 | /* At offset 0x8 you're looking for the primary image's | |
3275 | * starting offset which is 3 Bytes wide | |
3276 | * | |
3277 | * At offset 0xa of the primary image, you look for the offset | |
3278 | * of the DRAM segment which is 3 Bytes wide. | |
3279 | * | |
3280 | * The FW version is at offset 0x27e of the DRAM and is 2 Bytes | |
3281 | * wide | |
3282 | */ | |
3283 | #define be16(__p) (((__p)[0] << 8) | (__p)[1]) | |
3284 | #define le16(__p) ((__p)[0] | ((__p)[1] << 8)) | |
3285 | #define le24(__p) (le16(__p) | ((__p)[2] << 16)) | |
3286 | ||
3287 | offset = le24(phy_fw_data + 0x8) << 12; | |
3288 | offset = le24(phy_fw_data + offset + 0xa); | |
3289 | return be16(phy_fw_data + offset + 0x27e); | |
3290 | ||
3291 | #undef be16 | |
3292 | #undef le16 | |
3293 | #undef le24 | |
3294 | } | |
3295 | ||
3296 | static struct info_10gbt_phy_fw { | |
3297 | unsigned int phy_fw_id; /* PCI Device ID */ | |
3298 | char *phy_fw_file; /* /lib/firmware/ PHY Firmware file */ | |
3299 | int (*phy_fw_version)(const u8 *phy_fw_data, size_t phy_fw_size); | |
3300 | int phy_flash; /* Has FLASH for PHY Firmware */ | |
3301 | } phy_info_array[] = { | |
3302 | { | |
3303 | PHY_AQ1202_DEVICEID, | |
3304 | PHY_AQ1202_FIRMWARE, | |
3305 | phy_aq1202_version, | |
3306 | 1, | |
3307 | }, | |
3308 | { | |
3309 | PHY_BCM84834_DEVICEID, | |
3310 | PHY_BCM84834_FIRMWARE, | |
3311 | NULL, | |
3312 | 0, | |
3313 | }, | |
3314 | { 0, NULL, NULL }, | |
3315 | }; | |
3316 | ||
3317 | static struct info_10gbt_phy_fw *find_phy_info(int devid) | |
3318 | { | |
3319 | int i; | |
3320 | ||
3321 | for (i = 0; i < ARRAY_SIZE(phy_info_array); i++) { | |
3322 | if (phy_info_array[i].phy_fw_id == devid) | |
3323 | return &phy_info_array[i]; | |
3324 | } | |
3325 | return NULL; | |
3326 | } | |
3327 | ||
3328 | /* Handle updating of chip-external 10Gb/s-BT PHY firmware. This needs to | |
3329 | * happen after the FW_RESET_CMD but before the FW_INITIALIZE_CMD. On error | |
3330 | * we return a negative error number. If we transfer new firmware we return 1 | |
3331 | * (from t4_load_phy_fw()). If we don't do anything we return 0. | |
3332 | */ | |
3333 | static int adap_init0_phy(struct adapter *adap) | |
3334 | { | |
3335 | const struct firmware *phyf; | |
3336 | int ret; | |
3337 | struct info_10gbt_phy_fw *phy_info; | |
3338 | ||
3339 | /* Use the device ID to determine which PHY file to flash. | |
3340 | */ | |
3341 | phy_info = find_phy_info(adap->pdev->device); | |
3342 | if (!phy_info) { | |
3343 | dev_warn(adap->pdev_dev, | |
3344 | "No PHY Firmware file found for this PHY\n"); | |
3345 | return -EOPNOTSUPP; | |
3346 | } | |
3347 | ||
3348 | /* If we have a T4 PHY firmware file under /lib/firmware/cxgb4/, then | |
3349 | * use that. The adapter firmware provides us with a memory buffer | |
3350 | * where we can load a PHY firmware file from the host if we want to | |
3351 | * override the PHY firmware File in flash. | |
3352 | */ | |
3353 | ret = request_firmware_direct(&phyf, phy_info->phy_fw_file, | |
3354 | adap->pdev_dev); | |
3355 | if (ret < 0) { | |
3356 | /* For adapters without FLASH attached to PHY for their | |
3357 | * firmware, it's obviously a fatal error if we can't get the | |
3358 | * firmware to the adapter. For adapters with PHY firmware | |
3359 | * FLASH storage, it's worth a warning if we can't find the | |
3360 | * PHY Firmware but we'll neuter the error ... | |
3361 | */ | |
3362 | dev_err(adap->pdev_dev, "unable to find PHY Firmware image " | |
3363 | "/lib/firmware/%s, error %d\n", | |
3364 | phy_info->phy_fw_file, -ret); | |
3365 | if (phy_info->phy_flash) { | |
3366 | int cur_phy_fw_ver = 0; | |
3367 | ||
3368 | t4_phy_fw_ver(adap, &cur_phy_fw_ver); | |
3369 | dev_warn(adap->pdev_dev, "continuing with, on-adapter " | |
3370 | "FLASH copy, version %#x\n", cur_phy_fw_ver); | |
3371 | ret = 0; | |
3372 | } | |
3373 | ||
3374 | return ret; | |
3375 | } | |
3376 | ||
3377 | /* Load PHY Firmware onto adapter. | |
3378 | */ | |
3379 | ret = t4_load_phy_fw(adap, MEMWIN_NIC, &adap->win0_lock, | |
3380 | phy_info->phy_fw_version, | |
3381 | (u8 *)phyf->data, phyf->size); | |
3382 | if (ret < 0) | |
3383 | dev_err(adap->pdev_dev, "PHY Firmware transfer error %d\n", | |
3384 | -ret); | |
3385 | else if (ret > 0) { | |
3386 | int new_phy_fw_ver = 0; | |
3387 | ||
3388 | if (phy_info->phy_fw_version) | |
3389 | new_phy_fw_ver = phy_info->phy_fw_version(phyf->data, | |
3390 | phyf->size); | |
3391 | dev_info(adap->pdev_dev, "Successfully transferred PHY " | |
3392 | "Firmware /lib/firmware/%s, version %#x\n", | |
3393 | phy_info->phy_fw_file, new_phy_fw_ver); | |
3394 | } | |
3395 | ||
3396 | release_firmware(phyf); | |
3397 | ||
3398 | return ret; | |
3399 | } | |
3400 | ||
636f9d37 VP |
3401 | /* |
3402 | * Attempt to initialize the adapter via a Firmware Configuration File. | |
3403 | */ | |
3404 | static int adap_init0_config(struct adapter *adapter, int reset) | |
3405 | { | |
3406 | struct fw_caps_config_cmd caps_cmd; | |
3407 | const struct firmware *cf; | |
3408 | unsigned long mtype = 0, maddr = 0; | |
3409 | u32 finiver, finicsum, cfcsum; | |
16e47624 HS |
3410 | int ret; |
3411 | int config_issued = 0; | |
0a57a536 | 3412 | char *fw_config_file, fw_config_file_path[256]; |
16e47624 | 3413 | char *config_name = NULL; |
636f9d37 VP |
3414 | |
3415 | /* | |
3416 | * Reset device if necessary. | |
3417 | */ | |
3418 | if (reset) { | |
3419 | ret = t4_fw_reset(adapter, adapter->mbox, | |
0d804338 | 3420 | PIORSTMODE_F | PIORST_F); |
636f9d37 VP |
3421 | if (ret < 0) |
3422 | goto bye; | |
3423 | } | |
3424 | ||
01b69614 HS |
3425 | /* If this is a 10Gb/s-BT adapter make sure the chip-external |
3426 | * 10Gb/s-BT PHYs have up-to-date firmware. Note that this step needs | |
3427 | * to be performed after any global adapter RESET above since some | |
3428 | * PHYs only have local RAM copies of the PHY firmware. | |
3429 | */ | |
3430 | if (is_10gbt_device(adapter->pdev->device)) { | |
3431 | ret = adap_init0_phy(adapter); | |
3432 | if (ret < 0) | |
3433 | goto bye; | |
3434 | } | |
636f9d37 VP |
3435 | /* |
3436 | * If we have a T4 configuration file under /lib/firmware/cxgb4/, | |
3437 | * then use that. Otherwise, use the configuration file stored | |
3438 | * in the adapter flash ... | |
3439 | */ | |
d14807dd | 3440 | switch (CHELSIO_CHIP_VERSION(adapter->params.chip)) { |
0a57a536 | 3441 | case CHELSIO_T4: |
16e47624 | 3442 | fw_config_file = FW4_CFNAME; |
0a57a536 SR |
3443 | break; |
3444 | case CHELSIO_T5: | |
3445 | fw_config_file = FW5_CFNAME; | |
3446 | break; | |
3ccc6cf7 HS |
3447 | case CHELSIO_T6: |
3448 | fw_config_file = FW6_CFNAME; | |
3449 | break; | |
0a57a536 SR |
3450 | default: |
3451 | dev_err(adapter->pdev_dev, "Device %d is not supported\n", | |
3452 | adapter->pdev->device); | |
3453 | ret = -EINVAL; | |
3454 | goto bye; | |
3455 | } | |
3456 | ||
3457 | ret = request_firmware(&cf, fw_config_file, adapter->pdev_dev); | |
636f9d37 | 3458 | if (ret < 0) { |
16e47624 | 3459 | config_name = "On FLASH"; |
636f9d37 VP |
3460 | mtype = FW_MEMTYPE_CF_FLASH; |
3461 | maddr = t4_flash_cfg_addr(adapter); | |
3462 | } else { | |
3463 | u32 params[7], val[7]; | |
3464 | ||
16e47624 HS |
3465 | sprintf(fw_config_file_path, |
3466 | "/lib/firmware/%s", fw_config_file); | |
3467 | config_name = fw_config_file_path; | |
3468 | ||
636f9d37 VP |
3469 | if (cf->size >= FLASH_CFG_MAX_SIZE) |
3470 | ret = -ENOMEM; | |
3471 | else { | |
5167865a HS |
3472 | params[0] = (FW_PARAMS_MNEM_V(FW_PARAMS_MNEM_DEV) | |
3473 | FW_PARAMS_PARAM_X_V(FW_PARAMS_PARAM_DEV_CF)); | |
636f9d37 | 3474 | ret = t4_query_params(adapter, adapter->mbox, |
b2612722 | 3475 | adapter->pf, 0, 1, params, val); |
636f9d37 VP |
3476 | if (ret == 0) { |
3477 | /* | |
fc5ab020 | 3478 | * For t4_memory_rw() below addresses and |
636f9d37 VP |
3479 | * sizes have to be in terms of multiples of 4 |
3480 | * bytes. So, if the Configuration File isn't | |
3481 | * a multiple of 4 bytes in length we'll have | |
3482 | * to write that out separately since we can't | |
3483 | * guarantee that the bytes following the | |
3484 | * residual byte in the buffer returned by | |
3485 | * request_firmware() are zeroed out ... | |
3486 | */ | |
3487 | size_t resid = cf->size & 0x3; | |
3488 | size_t size = cf->size & ~0x3; | |
3489 | __be32 *data = (__be32 *)cf->data; | |
3490 | ||
5167865a HS |
3491 | mtype = FW_PARAMS_PARAM_Y_G(val[0]); |
3492 | maddr = FW_PARAMS_PARAM_Z_G(val[0]) << 16; | |
636f9d37 | 3493 | |
fc5ab020 HS |
3494 | spin_lock(&adapter->win0_lock); |
3495 | ret = t4_memory_rw(adapter, 0, mtype, maddr, | |
3496 | size, data, T4_MEMORY_WRITE); | |
636f9d37 VP |
3497 | if (ret == 0 && resid != 0) { |
3498 | union { | |
3499 | __be32 word; | |
3500 | char buf[4]; | |
3501 | } last; | |
3502 | int i; | |
3503 | ||
3504 | last.word = data[size >> 2]; | |
3505 | for (i = resid; i < 4; i++) | |
3506 | last.buf[i] = 0; | |
fc5ab020 HS |
3507 | ret = t4_memory_rw(adapter, 0, mtype, |
3508 | maddr + size, | |
3509 | 4, &last.word, | |
3510 | T4_MEMORY_WRITE); | |
636f9d37 | 3511 | } |
fc5ab020 | 3512 | spin_unlock(&adapter->win0_lock); |
636f9d37 VP |
3513 | } |
3514 | } | |
3515 | ||
3516 | release_firmware(cf); | |
3517 | if (ret) | |
3518 | goto bye; | |
3519 | } | |
3520 | ||
3521 | /* | |
3522 | * Issue a Capability Configuration command to the firmware to get it | |
3523 | * to parse the Configuration File. We don't use t4_fw_config_file() | |
3524 | * because we want the ability to modify various features after we've | |
3525 | * processed the configuration file ... | |
3526 | */ | |
3527 | memset(&caps_cmd, 0, sizeof(caps_cmd)); | |
3528 | caps_cmd.op_to_write = | |
e2ac9628 HS |
3529 | htonl(FW_CMD_OP_V(FW_CAPS_CONFIG_CMD) | |
3530 | FW_CMD_REQUEST_F | | |
3531 | FW_CMD_READ_F); | |
ce91a923 | 3532 | caps_cmd.cfvalid_to_len16 = |
5167865a HS |
3533 | htonl(FW_CAPS_CONFIG_CMD_CFVALID_F | |
3534 | FW_CAPS_CONFIG_CMD_MEMTYPE_CF_V(mtype) | | |
3535 | FW_CAPS_CONFIG_CMD_MEMADDR64K_CF_V(maddr >> 16) | | |
636f9d37 VP |
3536 | FW_LEN16(caps_cmd)); |
3537 | ret = t4_wr_mbox(adapter, adapter->mbox, &caps_cmd, sizeof(caps_cmd), | |
3538 | &caps_cmd); | |
16e47624 HS |
3539 | |
3540 | /* If the CAPS_CONFIG failed with an ENOENT (for a Firmware | |
3541 | * Configuration File in FLASH), our last gasp effort is to use the | |
3542 | * Firmware Configuration File which is embedded in the firmware. A | |
3543 | * very few early versions of the firmware didn't have one embedded | |
3544 | * but we can ignore those. | |
3545 | */ | |
3546 | if (ret == -ENOENT) { | |
3547 | memset(&caps_cmd, 0, sizeof(caps_cmd)); | |
3548 | caps_cmd.op_to_write = | |
e2ac9628 HS |
3549 | htonl(FW_CMD_OP_V(FW_CAPS_CONFIG_CMD) | |
3550 | FW_CMD_REQUEST_F | | |
3551 | FW_CMD_READ_F); | |
16e47624 HS |
3552 | caps_cmd.cfvalid_to_len16 = htonl(FW_LEN16(caps_cmd)); |
3553 | ret = t4_wr_mbox(adapter, adapter->mbox, &caps_cmd, | |
3554 | sizeof(caps_cmd), &caps_cmd); | |
3555 | config_name = "Firmware Default"; | |
3556 | } | |
3557 | ||
3558 | config_issued = 1; | |
636f9d37 VP |
3559 | if (ret < 0) |
3560 | goto bye; | |
3561 | ||
3562 | finiver = ntohl(caps_cmd.finiver); | |
3563 | finicsum = ntohl(caps_cmd.finicsum); | |
3564 | cfcsum = ntohl(caps_cmd.cfcsum); | |
3565 | if (finicsum != cfcsum) | |
3566 | dev_warn(adapter->pdev_dev, "Configuration File checksum "\ | |
3567 | "mismatch: [fini] csum=%#x, computed csum=%#x\n", | |
3568 | finicsum, cfcsum); | |
3569 | ||
636f9d37 VP |
3570 | /* |
3571 | * And now tell the firmware to use the configuration we just loaded. | |
3572 | */ | |
3573 | caps_cmd.op_to_write = | |
e2ac9628 HS |
3574 | htonl(FW_CMD_OP_V(FW_CAPS_CONFIG_CMD) | |
3575 | FW_CMD_REQUEST_F | | |
3576 | FW_CMD_WRITE_F); | |
ce91a923 | 3577 | caps_cmd.cfvalid_to_len16 = htonl(FW_LEN16(caps_cmd)); |
636f9d37 VP |
3578 | ret = t4_wr_mbox(adapter, adapter->mbox, &caps_cmd, sizeof(caps_cmd), |
3579 | NULL); | |
3580 | if (ret < 0) | |
3581 | goto bye; | |
3582 | ||
3583 | /* | |
3584 | * Tweak configuration based on system architecture, module | |
3585 | * parameters, etc. | |
3586 | */ | |
3587 | ret = adap_init0_tweaks(adapter); | |
3588 | if (ret < 0) | |
3589 | goto bye; | |
3590 | ||
3591 | /* | |
3592 | * And finally tell the firmware to initialize itself using the | |
3593 | * parameters from the Configuration File. | |
3594 | */ | |
3595 | ret = t4_fw_initialize(adapter, adapter->mbox); | |
3596 | if (ret < 0) | |
3597 | goto bye; | |
3598 | ||
06640310 HS |
3599 | /* Emit Firmware Configuration File information and return |
3600 | * successfully. | |
636f9d37 | 3601 | */ |
636f9d37 | 3602 | dev_info(adapter->pdev_dev, "Successfully configured using Firmware "\ |
16e47624 HS |
3603 | "Configuration File \"%s\", version %#x, computed checksum %#x\n", |
3604 | config_name, finiver, cfcsum); | |
636f9d37 VP |
3605 | return 0; |
3606 | ||
3607 | /* | |
3608 | * Something bad happened. Return the error ... (If the "error" | |
3609 | * is that there's no Configuration File on the adapter we don't | |
3610 | * want to issue a warning since this is fairly common.) | |
3611 | */ | |
3612 | bye: | |
16e47624 HS |
3613 | if (config_issued && ret != -ENOENT) |
3614 | dev_warn(adapter->pdev_dev, "\"%s\" configuration file error %d\n", | |
3615 | config_name, -ret); | |
636f9d37 VP |
3616 | return ret; |
3617 | } | |
3618 | ||
16e47624 HS |
3619 | static struct fw_info fw_info_array[] = { |
3620 | { | |
3621 | .chip = CHELSIO_T4, | |
3622 | .fs_name = FW4_CFNAME, | |
3623 | .fw_mod_name = FW4_FNAME, | |
3624 | .fw_hdr = { | |
3625 | .chip = FW_HDR_CHIP_T4, | |
3626 | .fw_ver = __cpu_to_be32(FW_VERSION(T4)), | |
3627 | .intfver_nic = FW_INTFVER(T4, NIC), | |
3628 | .intfver_vnic = FW_INTFVER(T4, VNIC), | |
3629 | .intfver_ri = FW_INTFVER(T4, RI), | |
3630 | .intfver_iscsi = FW_INTFVER(T4, ISCSI), | |
3631 | .intfver_fcoe = FW_INTFVER(T4, FCOE), | |
3632 | }, | |
3633 | }, { | |
3634 | .chip = CHELSIO_T5, | |
3635 | .fs_name = FW5_CFNAME, | |
3636 | .fw_mod_name = FW5_FNAME, | |
3637 | .fw_hdr = { | |
3638 | .chip = FW_HDR_CHIP_T5, | |
3639 | .fw_ver = __cpu_to_be32(FW_VERSION(T5)), | |
3640 | .intfver_nic = FW_INTFVER(T5, NIC), | |
3641 | .intfver_vnic = FW_INTFVER(T5, VNIC), | |
3642 | .intfver_ri = FW_INTFVER(T5, RI), | |
3643 | .intfver_iscsi = FW_INTFVER(T5, ISCSI), | |
3644 | .intfver_fcoe = FW_INTFVER(T5, FCOE), | |
3645 | }, | |
3ccc6cf7 HS |
3646 | }, { |
3647 | .chip = CHELSIO_T6, | |
3648 | .fs_name = FW6_CFNAME, | |
3649 | .fw_mod_name = FW6_FNAME, | |
3650 | .fw_hdr = { | |
3651 | .chip = FW_HDR_CHIP_T6, | |
3652 | .fw_ver = __cpu_to_be32(FW_VERSION(T6)), | |
3653 | .intfver_nic = FW_INTFVER(T6, NIC), | |
3654 | .intfver_vnic = FW_INTFVER(T6, VNIC), | |
3655 | .intfver_ofld = FW_INTFVER(T6, OFLD), | |
3656 | .intfver_ri = FW_INTFVER(T6, RI), | |
3657 | .intfver_iscsipdu = FW_INTFVER(T6, ISCSIPDU), | |
3658 | .intfver_iscsi = FW_INTFVER(T6, ISCSI), | |
3659 | .intfver_fcoepdu = FW_INTFVER(T6, FCOEPDU), | |
3660 | .intfver_fcoe = FW_INTFVER(T6, FCOE), | |
3661 | }, | |
16e47624 | 3662 | } |
3ccc6cf7 | 3663 | |
16e47624 HS |
3664 | }; |
3665 | ||
3666 | static struct fw_info *find_fw_info(int chip) | |
3667 | { | |
3668 | int i; | |
3669 | ||
3670 | for (i = 0; i < ARRAY_SIZE(fw_info_array); i++) { | |
3671 | if (fw_info_array[i].chip == chip) | |
3672 | return &fw_info_array[i]; | |
3673 | } | |
3674 | return NULL; | |
3675 | } | |
3676 | ||
b8ff05a9 DM |
3677 | /* |
3678 | * Phase 0 of initialization: contact FW, obtain config, perform basic init. | |
3679 | */ | |
3680 | static int adap_init0(struct adapter *adap) | |
3681 | { | |
3682 | int ret; | |
3683 | u32 v, port_vec; | |
3684 | enum dev_state state; | |
3685 | u32 params[7], val[7]; | |
9a4da2cd | 3686 | struct fw_caps_config_cmd caps_cmd; |
dcf7b6f5 | 3687 | int reset = 1; |
b8ff05a9 | 3688 | |
ae469b68 HS |
3689 | /* Grab Firmware Device Log parameters as early as possible so we have |
3690 | * access to it for debugging, etc. | |
3691 | */ | |
3692 | ret = t4_init_devlog_params(adap); | |
3693 | if (ret < 0) | |
3694 | return ret; | |
3695 | ||
666224d4 HS |
3696 | /* Contact FW, advertising Master capability */ |
3697 | ret = t4_fw_hello(adap, adap->mbox, adap->mbox, MASTER_MAY, &state); | |
b8ff05a9 DM |
3698 | if (ret < 0) { |
3699 | dev_err(adap->pdev_dev, "could not connect to FW, error %d\n", | |
3700 | ret); | |
3701 | return ret; | |
3702 | } | |
636f9d37 VP |
3703 | if (ret == adap->mbox) |
3704 | adap->flags |= MASTER_PF; | |
b8ff05a9 | 3705 | |
636f9d37 VP |
3706 | /* |
3707 | * If we're the Master PF Driver and the device is uninitialized, | |
3708 | * then let's consider upgrading the firmware ... (We always want | |
3709 | * to check the firmware version number in order to A. get it for | |
3710 | * later reporting and B. to warn if the currently loaded firmware | |
3711 | * is excessively mismatched relative to the driver.) | |
3712 | */ | |
16e47624 HS |
3713 | t4_get_fw_version(adap, &adap->params.fw_vers); |
3714 | t4_get_tp_version(adap, &adap->params.tp_vers); | |
a69265e9 HS |
3715 | ret = t4_check_fw_version(adap); |
3716 | /* If firmware is too old (not supported by driver) force an update. */ | |
21d11bd6 | 3717 | if (ret) |
a69265e9 | 3718 | state = DEV_STATE_UNINIT; |
636f9d37 | 3719 | if ((adap->flags & MASTER_PF) && state != DEV_STATE_INIT) { |
16e47624 HS |
3720 | struct fw_info *fw_info; |
3721 | struct fw_hdr *card_fw; | |
3722 | const struct firmware *fw; | |
3723 | const u8 *fw_data = NULL; | |
3724 | unsigned int fw_size = 0; | |
3725 | ||
3726 | /* This is the firmware whose headers the driver was compiled | |
3727 | * against | |
3728 | */ | |
3729 | fw_info = find_fw_info(CHELSIO_CHIP_VERSION(adap->params.chip)); | |
3730 | if (fw_info == NULL) { | |
3731 | dev_err(adap->pdev_dev, | |
3732 | "unable to get firmware info for chip %d.\n", | |
3733 | CHELSIO_CHIP_VERSION(adap->params.chip)); | |
3734 | return -EINVAL; | |
636f9d37 | 3735 | } |
16e47624 HS |
3736 | |
3737 | /* allocate memory to read the header of the firmware on the | |
3738 | * card | |
3739 | */ | |
3740 | card_fw = t4_alloc_mem(sizeof(*card_fw)); | |
3741 | ||
3742 | /* Get FW from from /lib/firmware/ */ | |
3743 | ret = request_firmware(&fw, fw_info->fw_mod_name, | |
3744 | adap->pdev_dev); | |
3745 | if (ret < 0) { | |
3746 | dev_err(adap->pdev_dev, | |
3747 | "unable to load firmware image %s, error %d\n", | |
3748 | fw_info->fw_mod_name, ret); | |
3749 | } else { | |
3750 | fw_data = fw->data; | |
3751 | fw_size = fw->size; | |
3752 | } | |
3753 | ||
3754 | /* upgrade FW logic */ | |
3755 | ret = t4_prep_fw(adap, fw_info, fw_data, fw_size, card_fw, | |
3756 | state, &reset); | |
3757 | ||
3758 | /* Cleaning up */ | |
0b5b6bee | 3759 | release_firmware(fw); |
16e47624 HS |
3760 | t4_free_mem(card_fw); |
3761 | ||
636f9d37 | 3762 | if (ret < 0) |
16e47624 | 3763 | goto bye; |
636f9d37 | 3764 | } |
b8ff05a9 | 3765 | |
636f9d37 VP |
3766 | /* |
3767 | * Grab VPD parameters. This should be done after we establish a | |
3768 | * connection to the firmware since some of the VPD parameters | |
3769 | * (notably the Core Clock frequency) are retrieved via requests to | |
3770 | * the firmware. On the other hand, we need these fairly early on | |
3771 | * so we do this right after getting ahold of the firmware. | |
3772 | */ | |
098ef6c2 | 3773 | ret = t4_get_vpd_params(adap, &adap->params.vpd); |
a0881cab DM |
3774 | if (ret < 0) |
3775 | goto bye; | |
a0881cab | 3776 | |
636f9d37 | 3777 | /* |
13ee15d3 VP |
3778 | * Find out what ports are available to us. Note that we need to do |
3779 | * this before calling adap_init0_no_config() since it needs nports | |
3780 | * and portvec ... | |
636f9d37 VP |
3781 | */ |
3782 | v = | |
5167865a HS |
3783 | FW_PARAMS_MNEM_V(FW_PARAMS_MNEM_DEV) | |
3784 | FW_PARAMS_PARAM_X_V(FW_PARAMS_PARAM_DEV_PORTVEC); | |
b2612722 | 3785 | ret = t4_query_params(adap, adap->mbox, adap->pf, 0, 1, &v, &port_vec); |
a0881cab DM |
3786 | if (ret < 0) |
3787 | goto bye; | |
3788 | ||
636f9d37 VP |
3789 | adap->params.nports = hweight32(port_vec); |
3790 | adap->params.portvec = port_vec; | |
3791 | ||
06640310 HS |
3792 | /* If the firmware is initialized already, emit a simply note to that |
3793 | * effect. Otherwise, it's time to try initializing the adapter. | |
636f9d37 VP |
3794 | */ |
3795 | if (state == DEV_STATE_INIT) { | |
3796 | dev_info(adap->pdev_dev, "Coming up as %s: "\ | |
3797 | "Adapter already initialized\n", | |
3798 | adap->flags & MASTER_PF ? "MASTER" : "SLAVE"); | |
636f9d37 VP |
3799 | } else { |
3800 | dev_info(adap->pdev_dev, "Coming up as MASTER: "\ | |
3801 | "Initializing adapter\n"); | |
06640310 HS |
3802 | |
3803 | /* Find out whether we're dealing with a version of the | |
3804 | * firmware which has configuration file support. | |
636f9d37 | 3805 | */ |
06640310 HS |
3806 | params[0] = (FW_PARAMS_MNEM_V(FW_PARAMS_MNEM_DEV) | |
3807 | FW_PARAMS_PARAM_X_V(FW_PARAMS_PARAM_DEV_CF)); | |
b2612722 | 3808 | ret = t4_query_params(adap, adap->mbox, adap->pf, 0, 1, |
06640310 | 3809 | params, val); |
13ee15d3 | 3810 | |
06640310 HS |
3811 | /* If the firmware doesn't support Configuration Files, |
3812 | * return an error. | |
3813 | */ | |
3814 | if (ret < 0) { | |
3815 | dev_err(adap->pdev_dev, "firmware doesn't support " | |
3816 | "Firmware Configuration Files\n"); | |
3817 | goto bye; | |
3818 | } | |
3819 | ||
3820 | /* The firmware provides us with a memory buffer where we can | |
3821 | * load a Configuration File from the host if we want to | |
3822 | * override the Configuration File in flash. | |
3823 | */ | |
3824 | ret = adap_init0_config(adap, reset); | |
3825 | if (ret == -ENOENT) { | |
3826 | dev_err(adap->pdev_dev, "no Configuration File " | |
3827 | "present on adapter.\n"); | |
3828 | goto bye; | |
636f9d37 VP |
3829 | } |
3830 | if (ret < 0) { | |
06640310 HS |
3831 | dev_err(adap->pdev_dev, "could not initialize " |
3832 | "adapter, error %d\n", -ret); | |
636f9d37 VP |
3833 | goto bye; |
3834 | } | |
3835 | } | |
3836 | ||
06640310 HS |
3837 | /* Give the SGE code a chance to pull in anything that it needs ... |
3838 | * Note that this must be called after we retrieve our VPD parameters | |
3839 | * in order to know how to convert core ticks to seconds, etc. | |
636f9d37 | 3840 | */ |
06640310 HS |
3841 | ret = t4_sge_init(adap); |
3842 | if (ret < 0) | |
3843 | goto bye; | |
636f9d37 | 3844 | |
9a4da2cd VP |
3845 | if (is_bypass_device(adap->pdev->device)) |
3846 | adap->params.bypass = 1; | |
3847 | ||
636f9d37 VP |
3848 | /* |
3849 | * Grab some of our basic fundamental operating parameters. | |
3850 | */ | |
3851 | #define FW_PARAM_DEV(param) \ | |
5167865a HS |
3852 | (FW_PARAMS_MNEM_V(FW_PARAMS_MNEM_DEV) | \ |
3853 | FW_PARAMS_PARAM_X_V(FW_PARAMS_PARAM_DEV_##param)) | |
636f9d37 | 3854 | |
b8ff05a9 | 3855 | #define FW_PARAM_PFVF(param) \ |
5167865a HS |
3856 | FW_PARAMS_MNEM_V(FW_PARAMS_MNEM_PFVF) | \ |
3857 | FW_PARAMS_PARAM_X_V(FW_PARAMS_PARAM_PFVF_##param)| \ | |
3858 | FW_PARAMS_PARAM_Y_V(0) | \ | |
3859 | FW_PARAMS_PARAM_Z_V(0) | |
b8ff05a9 | 3860 | |
636f9d37 | 3861 | params[0] = FW_PARAM_PFVF(EQ_START); |
b8ff05a9 DM |
3862 | params[1] = FW_PARAM_PFVF(L2T_START); |
3863 | params[2] = FW_PARAM_PFVF(L2T_END); | |
3864 | params[3] = FW_PARAM_PFVF(FILTER_START); | |
3865 | params[4] = FW_PARAM_PFVF(FILTER_END); | |
e46dab4d | 3866 | params[5] = FW_PARAM_PFVF(IQFLINT_START); |
b2612722 | 3867 | ret = t4_query_params(adap, adap->mbox, adap->pf, 0, 6, params, val); |
b8ff05a9 DM |
3868 | if (ret < 0) |
3869 | goto bye; | |
636f9d37 VP |
3870 | adap->sge.egr_start = val[0]; |
3871 | adap->l2t_start = val[1]; | |
3872 | adap->l2t_end = val[2]; | |
b8ff05a9 DM |
3873 | adap->tids.ftid_base = val[3]; |
3874 | adap->tids.nftids = val[4] - val[3] + 1; | |
e46dab4d | 3875 | adap->sge.ingr_start = val[5]; |
b8ff05a9 | 3876 | |
4b8e27a8 HS |
3877 | /* qids (ingress/egress) returned from firmware can be anywhere |
3878 | * in the range from EQ(IQFLINT)_START to EQ(IQFLINT)_END. | |
3879 | * Hence driver needs to allocate memory for this range to | |
3880 | * store the queue info. Get the highest IQFLINT/EQ index returned | |
3881 | * in FW_EQ_*_CMD.alloc command. | |
3882 | */ | |
3883 | params[0] = FW_PARAM_PFVF(EQ_END); | |
3884 | params[1] = FW_PARAM_PFVF(IQFLINT_END); | |
b2612722 | 3885 | ret = t4_query_params(adap, adap->mbox, adap->pf, 0, 2, params, val); |
4b8e27a8 HS |
3886 | if (ret < 0) |
3887 | goto bye; | |
3888 | adap->sge.egr_sz = val[0] - adap->sge.egr_start + 1; | |
3889 | adap->sge.ingr_sz = val[1] - adap->sge.ingr_start + 1; | |
3890 | ||
3891 | adap->sge.egr_map = kcalloc(adap->sge.egr_sz, | |
3892 | sizeof(*adap->sge.egr_map), GFP_KERNEL); | |
3893 | if (!adap->sge.egr_map) { | |
3894 | ret = -ENOMEM; | |
3895 | goto bye; | |
3896 | } | |
3897 | ||
3898 | adap->sge.ingr_map = kcalloc(adap->sge.ingr_sz, | |
3899 | sizeof(*adap->sge.ingr_map), GFP_KERNEL); | |
3900 | if (!adap->sge.ingr_map) { | |
3901 | ret = -ENOMEM; | |
3902 | goto bye; | |
3903 | } | |
3904 | ||
3905 | /* Allocate the memory for the vaious egress queue bitmaps | |
5b377d11 | 3906 | * ie starving_fl, txq_maperr and blocked_fl. |
4b8e27a8 HS |
3907 | */ |
3908 | adap->sge.starving_fl = kcalloc(BITS_TO_LONGS(adap->sge.egr_sz), | |
3909 | sizeof(long), GFP_KERNEL); | |
3910 | if (!adap->sge.starving_fl) { | |
3911 | ret = -ENOMEM; | |
3912 | goto bye; | |
3913 | } | |
3914 | ||
3915 | adap->sge.txq_maperr = kcalloc(BITS_TO_LONGS(adap->sge.egr_sz), | |
3916 | sizeof(long), GFP_KERNEL); | |
3917 | if (!adap->sge.txq_maperr) { | |
3918 | ret = -ENOMEM; | |
3919 | goto bye; | |
3920 | } | |
3921 | ||
5b377d11 HS |
3922 | #ifdef CONFIG_DEBUG_FS |
3923 | adap->sge.blocked_fl = kcalloc(BITS_TO_LONGS(adap->sge.egr_sz), | |
3924 | sizeof(long), GFP_KERNEL); | |
3925 | if (!adap->sge.blocked_fl) { | |
3926 | ret = -ENOMEM; | |
3927 | goto bye; | |
3928 | } | |
3929 | #endif | |
3930 | ||
b5a02f50 AB |
3931 | params[0] = FW_PARAM_PFVF(CLIP_START); |
3932 | params[1] = FW_PARAM_PFVF(CLIP_END); | |
b2612722 | 3933 | ret = t4_query_params(adap, adap->mbox, adap->pf, 0, 2, params, val); |
b5a02f50 AB |
3934 | if (ret < 0) |
3935 | goto bye; | |
3936 | adap->clipt_start = val[0]; | |
3937 | adap->clipt_end = val[1]; | |
3938 | ||
636f9d37 VP |
3939 | /* query params related to active filter region */ |
3940 | params[0] = FW_PARAM_PFVF(ACTIVE_FILTER_START); | |
3941 | params[1] = FW_PARAM_PFVF(ACTIVE_FILTER_END); | |
b2612722 | 3942 | ret = t4_query_params(adap, adap->mbox, adap->pf, 0, 2, params, val); |
636f9d37 VP |
3943 | /* If Active filter size is set we enable establishing |
3944 | * offload connection through firmware work request | |
3945 | */ | |
3946 | if ((val[0] != val[1]) && (ret >= 0)) { | |
3947 | adap->flags |= FW_OFLD_CONN; | |
3948 | adap->tids.aftid_base = val[0]; | |
3949 | adap->tids.aftid_end = val[1]; | |
3950 | } | |
3951 | ||
b407a4a9 VP |
3952 | /* If we're running on newer firmware, let it know that we're |
3953 | * prepared to deal with encapsulated CPL messages. Older | |
3954 | * firmware won't understand this and we'll just get | |
3955 | * unencapsulated messages ... | |
3956 | */ | |
3957 | params[0] = FW_PARAM_PFVF(CPLFW4MSG_ENCAP); | |
3958 | val[0] = 1; | |
b2612722 | 3959 | (void)t4_set_params(adap, adap->mbox, adap->pf, 0, 1, params, val); |
b407a4a9 | 3960 | |
1ac0f095 KS |
3961 | /* |
3962 | * Find out whether we're allowed to use the T5+ ULPTX MEMWRITE DSGL | |
3963 | * capability. Earlier versions of the firmware didn't have the | |
3964 | * ULPTX_MEMWRITE_DSGL so we'll interpret a query failure as no | |
3965 | * permission to use ULPTX MEMWRITE DSGL. | |
3966 | */ | |
3967 | if (is_t4(adap->params.chip)) { | |
3968 | adap->params.ulptx_memwrite_dsgl = false; | |
3969 | } else { | |
3970 | params[0] = FW_PARAM_DEV(ULPTX_MEMWRITE_DSGL); | |
b2612722 | 3971 | ret = t4_query_params(adap, adap->mbox, adap->pf, 0, |
1ac0f095 KS |
3972 | 1, params, val); |
3973 | adap->params.ulptx_memwrite_dsgl = (ret == 0 && val[0] != 0); | |
3974 | } | |
3975 | ||
636f9d37 VP |
3976 | /* |
3977 | * Get device capabilities so we can determine what resources we need | |
3978 | * to manage. | |
3979 | */ | |
3980 | memset(&caps_cmd, 0, sizeof(caps_cmd)); | |
e2ac9628 HS |
3981 | caps_cmd.op_to_write = htonl(FW_CMD_OP_V(FW_CAPS_CONFIG_CMD) | |
3982 | FW_CMD_REQUEST_F | FW_CMD_READ_F); | |
ce91a923 | 3983 | caps_cmd.cfvalid_to_len16 = htonl(FW_LEN16(caps_cmd)); |
636f9d37 VP |
3984 | ret = t4_wr_mbox(adap, adap->mbox, &caps_cmd, sizeof(caps_cmd), |
3985 | &caps_cmd); | |
3986 | if (ret < 0) | |
3987 | goto bye; | |
3988 | ||
13ee15d3 | 3989 | if (caps_cmd.ofldcaps) { |
b8ff05a9 DM |
3990 | /* query offload-related parameters */ |
3991 | params[0] = FW_PARAM_DEV(NTID); | |
3992 | params[1] = FW_PARAM_PFVF(SERVER_START); | |
3993 | params[2] = FW_PARAM_PFVF(SERVER_END); | |
3994 | params[3] = FW_PARAM_PFVF(TDDP_START); | |
3995 | params[4] = FW_PARAM_PFVF(TDDP_END); | |
3996 | params[5] = FW_PARAM_DEV(FLOWC_BUFFIFO_SZ); | |
b2612722 | 3997 | ret = t4_query_params(adap, adap->mbox, adap->pf, 0, 6, |
636f9d37 | 3998 | params, val); |
b8ff05a9 DM |
3999 | if (ret < 0) |
4000 | goto bye; | |
4001 | adap->tids.ntids = val[0]; | |
4002 | adap->tids.natids = min(adap->tids.ntids / 2, MAX_ATIDS); | |
4003 | adap->tids.stid_base = val[1]; | |
4004 | adap->tids.nstids = val[2] - val[1] + 1; | |
636f9d37 | 4005 | /* |
dbedd44e | 4006 | * Setup server filter region. Divide the available filter |
636f9d37 VP |
4007 | * region into two parts. Regular filters get 1/3rd and server |
4008 | * filters get 2/3rd part. This is only enabled if workarond | |
4009 | * path is enabled. | |
4010 | * 1. For regular filters. | |
4011 | * 2. Server filter: This are special filters which are used | |
4012 | * to redirect SYN packets to offload queue. | |
4013 | */ | |
4014 | if (adap->flags & FW_OFLD_CONN && !is_bypass(adap)) { | |
4015 | adap->tids.sftid_base = adap->tids.ftid_base + | |
4016 | DIV_ROUND_UP(adap->tids.nftids, 3); | |
4017 | adap->tids.nsftids = adap->tids.nftids - | |
4018 | DIV_ROUND_UP(adap->tids.nftids, 3); | |
4019 | adap->tids.nftids = adap->tids.sftid_base - | |
4020 | adap->tids.ftid_base; | |
4021 | } | |
b8ff05a9 DM |
4022 | adap->vres.ddp.start = val[3]; |
4023 | adap->vres.ddp.size = val[4] - val[3] + 1; | |
4024 | adap->params.ofldq_wr_cred = val[5]; | |
636f9d37 | 4025 | |
b8ff05a9 DM |
4026 | adap->params.offload = 1; |
4027 | } | |
636f9d37 | 4028 | if (caps_cmd.rdmacaps) { |
b8ff05a9 DM |
4029 | params[0] = FW_PARAM_PFVF(STAG_START); |
4030 | params[1] = FW_PARAM_PFVF(STAG_END); | |
4031 | params[2] = FW_PARAM_PFVF(RQ_START); | |
4032 | params[3] = FW_PARAM_PFVF(RQ_END); | |
4033 | params[4] = FW_PARAM_PFVF(PBL_START); | |
4034 | params[5] = FW_PARAM_PFVF(PBL_END); | |
b2612722 | 4035 | ret = t4_query_params(adap, adap->mbox, adap->pf, 0, 6, |
636f9d37 | 4036 | params, val); |
b8ff05a9 DM |
4037 | if (ret < 0) |
4038 | goto bye; | |
4039 | adap->vres.stag.start = val[0]; | |
4040 | adap->vres.stag.size = val[1] - val[0] + 1; | |
4041 | adap->vres.rq.start = val[2]; | |
4042 | adap->vres.rq.size = val[3] - val[2] + 1; | |
4043 | adap->vres.pbl.start = val[4]; | |
4044 | adap->vres.pbl.size = val[5] - val[4] + 1; | |
a0881cab DM |
4045 | |
4046 | params[0] = FW_PARAM_PFVF(SQRQ_START); | |
4047 | params[1] = FW_PARAM_PFVF(SQRQ_END); | |
4048 | params[2] = FW_PARAM_PFVF(CQ_START); | |
4049 | params[3] = FW_PARAM_PFVF(CQ_END); | |
1ae970e0 DM |
4050 | params[4] = FW_PARAM_PFVF(OCQ_START); |
4051 | params[5] = FW_PARAM_PFVF(OCQ_END); | |
b2612722 | 4052 | ret = t4_query_params(adap, adap->mbox, adap->pf, 0, 6, params, |
5c937dd3 | 4053 | val); |
a0881cab DM |
4054 | if (ret < 0) |
4055 | goto bye; | |
4056 | adap->vres.qp.start = val[0]; | |
4057 | adap->vres.qp.size = val[1] - val[0] + 1; | |
4058 | adap->vres.cq.start = val[2]; | |
4059 | adap->vres.cq.size = val[3] - val[2] + 1; | |
1ae970e0 DM |
4060 | adap->vres.ocq.start = val[4]; |
4061 | adap->vres.ocq.size = val[5] - val[4] + 1; | |
4c2c5763 HS |
4062 | |
4063 | params[0] = FW_PARAM_DEV(MAXORDIRD_QP); | |
4064 | params[1] = FW_PARAM_DEV(MAXIRD_ADAPTER); | |
b2612722 | 4065 | ret = t4_query_params(adap, adap->mbox, adap->pf, 0, 2, params, |
5c937dd3 | 4066 | val); |
4c2c5763 HS |
4067 | if (ret < 0) { |
4068 | adap->params.max_ordird_qp = 8; | |
4069 | adap->params.max_ird_adapter = 32 * adap->tids.ntids; | |
4070 | ret = 0; | |
4071 | } else { | |
4072 | adap->params.max_ordird_qp = val[0]; | |
4073 | adap->params.max_ird_adapter = val[1]; | |
4074 | } | |
4075 | dev_info(adap->pdev_dev, | |
4076 | "max_ordird_qp %d max_ird_adapter %d\n", | |
4077 | adap->params.max_ordird_qp, | |
4078 | adap->params.max_ird_adapter); | |
b8ff05a9 | 4079 | } |
636f9d37 | 4080 | if (caps_cmd.iscsicaps) { |
b8ff05a9 DM |
4081 | params[0] = FW_PARAM_PFVF(ISCSI_START); |
4082 | params[1] = FW_PARAM_PFVF(ISCSI_END); | |
b2612722 | 4083 | ret = t4_query_params(adap, adap->mbox, adap->pf, 0, 2, |
636f9d37 | 4084 | params, val); |
b8ff05a9 DM |
4085 | if (ret < 0) |
4086 | goto bye; | |
4087 | adap->vres.iscsi.start = val[0]; | |
4088 | adap->vres.iscsi.size = val[1] - val[0] + 1; | |
4089 | } | |
4090 | #undef FW_PARAM_PFVF | |
4091 | #undef FW_PARAM_DEV | |
4092 | ||
92e7ae71 HS |
4093 | /* The MTU/MSS Table is initialized by now, so load their values. If |
4094 | * we're initializing the adapter, then we'll make any modifications | |
4095 | * we want to the MTU/MSS Table and also initialize the congestion | |
4096 | * parameters. | |
636f9d37 | 4097 | */ |
b8ff05a9 | 4098 | t4_read_mtu_tbl(adap, adap->params.mtus, NULL); |
92e7ae71 HS |
4099 | if (state != DEV_STATE_INIT) { |
4100 | int i; | |
4101 | ||
4102 | /* The default MTU Table contains values 1492 and 1500. | |
4103 | * However, for TCP, it's better to have two values which are | |
4104 | * a multiple of 8 +/- 4 bytes apart near this popular MTU. | |
4105 | * This allows us to have a TCP Data Payload which is a | |
4106 | * multiple of 8 regardless of what combination of TCP Options | |
4107 | * are in use (always a multiple of 4 bytes) which is | |
4108 | * important for performance reasons. For instance, if no | |
4109 | * options are in use, then we have a 20-byte IP header and a | |
4110 | * 20-byte TCP header. In this case, a 1500-byte MSS would | |
4111 | * result in a TCP Data Payload of 1500 - 40 == 1460 bytes | |
4112 | * which is not a multiple of 8. So using an MSS of 1488 in | |
4113 | * this case results in a TCP Data Payload of 1448 bytes which | |
4114 | * is a multiple of 8. On the other hand, if 12-byte TCP Time | |
4115 | * Stamps have been negotiated, then an MTU of 1500 bytes | |
4116 | * results in a TCP Data Payload of 1448 bytes which, as | |
4117 | * above, is a multiple of 8 bytes ... | |
4118 | */ | |
4119 | for (i = 0; i < NMTUS; i++) | |
4120 | if (adap->params.mtus[i] == 1492) { | |
4121 | adap->params.mtus[i] = 1488; | |
4122 | break; | |
4123 | } | |
7ee9ff94 | 4124 | |
92e7ae71 HS |
4125 | t4_load_mtus(adap, adap->params.mtus, adap->params.a_wnd, |
4126 | adap->params.b_wnd); | |
4127 | } | |
df64e4d3 | 4128 | t4_init_sge_params(adap); |
636f9d37 | 4129 | adap->flags |= FW_OK; |
c1e9af0c | 4130 | t4_init_tp_params(adap); |
b8ff05a9 DM |
4131 | return 0; |
4132 | ||
4133 | /* | |
636f9d37 VP |
4134 | * Something bad happened. If a command timed out or failed with EIO |
4135 | * FW does not operate within its spec or something catastrophic | |
4136 | * happened to HW/FW, stop issuing commands. | |
b8ff05a9 | 4137 | */ |
636f9d37 | 4138 | bye: |
4b8e27a8 HS |
4139 | kfree(adap->sge.egr_map); |
4140 | kfree(adap->sge.ingr_map); | |
4141 | kfree(adap->sge.starving_fl); | |
4142 | kfree(adap->sge.txq_maperr); | |
5b377d11 HS |
4143 | #ifdef CONFIG_DEBUG_FS |
4144 | kfree(adap->sge.blocked_fl); | |
4145 | #endif | |
636f9d37 VP |
4146 | if (ret != -ETIMEDOUT && ret != -EIO) |
4147 | t4_fw_bye(adap, adap->mbox); | |
b8ff05a9 DM |
4148 | return ret; |
4149 | } | |
4150 | ||
204dc3c0 DM |
4151 | /* EEH callbacks */ |
4152 | ||
4153 | static pci_ers_result_t eeh_err_detected(struct pci_dev *pdev, | |
4154 | pci_channel_state_t state) | |
4155 | { | |
4156 | int i; | |
4157 | struct adapter *adap = pci_get_drvdata(pdev); | |
4158 | ||
4159 | if (!adap) | |
4160 | goto out; | |
4161 | ||
4162 | rtnl_lock(); | |
4163 | adap->flags &= ~FW_OK; | |
4164 | notify_ulds(adap, CXGB4_STATE_START_RECOVERY); | |
9fe6cb58 | 4165 | spin_lock(&adap->stats_lock); |
204dc3c0 DM |
4166 | for_each_port(adap, i) { |
4167 | struct net_device *dev = adap->port[i]; | |
4168 | ||
4169 | netif_device_detach(dev); | |
4170 | netif_carrier_off(dev); | |
4171 | } | |
9fe6cb58 | 4172 | spin_unlock(&adap->stats_lock); |
b37987e8 | 4173 | disable_interrupts(adap); |
204dc3c0 DM |
4174 | if (adap->flags & FULL_INIT_DONE) |
4175 | cxgb_down(adap); | |
4176 | rtnl_unlock(); | |
144be3d9 GS |
4177 | if ((adap->flags & DEV_ENABLED)) { |
4178 | pci_disable_device(pdev); | |
4179 | adap->flags &= ~DEV_ENABLED; | |
4180 | } | |
204dc3c0 DM |
4181 | out: return state == pci_channel_io_perm_failure ? |
4182 | PCI_ERS_RESULT_DISCONNECT : PCI_ERS_RESULT_NEED_RESET; | |
4183 | } | |
4184 | ||
4185 | static pci_ers_result_t eeh_slot_reset(struct pci_dev *pdev) | |
4186 | { | |
4187 | int i, ret; | |
4188 | struct fw_caps_config_cmd c; | |
4189 | struct adapter *adap = pci_get_drvdata(pdev); | |
4190 | ||
4191 | if (!adap) { | |
4192 | pci_restore_state(pdev); | |
4193 | pci_save_state(pdev); | |
4194 | return PCI_ERS_RESULT_RECOVERED; | |
4195 | } | |
4196 | ||
144be3d9 GS |
4197 | if (!(adap->flags & DEV_ENABLED)) { |
4198 | if (pci_enable_device(pdev)) { | |
4199 | dev_err(&pdev->dev, "Cannot reenable PCI " | |
4200 | "device after reset\n"); | |
4201 | return PCI_ERS_RESULT_DISCONNECT; | |
4202 | } | |
4203 | adap->flags |= DEV_ENABLED; | |
204dc3c0 DM |
4204 | } |
4205 | ||
4206 | pci_set_master(pdev); | |
4207 | pci_restore_state(pdev); | |
4208 | pci_save_state(pdev); | |
4209 | pci_cleanup_aer_uncorrect_error_status(pdev); | |
4210 | ||
8203b509 | 4211 | if (t4_wait_dev_ready(adap->regs) < 0) |
204dc3c0 | 4212 | return PCI_ERS_RESULT_DISCONNECT; |
b2612722 | 4213 | if (t4_fw_hello(adap, adap->mbox, adap->pf, MASTER_MUST, NULL) < 0) |
204dc3c0 DM |
4214 | return PCI_ERS_RESULT_DISCONNECT; |
4215 | adap->flags |= FW_OK; | |
4216 | if (adap_init1(adap, &c)) | |
4217 | return PCI_ERS_RESULT_DISCONNECT; | |
4218 | ||
4219 | for_each_port(adap, i) { | |
4220 | struct port_info *p = adap2pinfo(adap, i); | |
4221 | ||
b2612722 | 4222 | ret = t4_alloc_vi(adap, adap->mbox, p->tx_chan, adap->pf, 0, 1, |
060e0c75 | 4223 | NULL, NULL); |
204dc3c0 DM |
4224 | if (ret < 0) |
4225 | return PCI_ERS_RESULT_DISCONNECT; | |
4226 | p->viid = ret; | |
4227 | p->xact_addr_filt = -1; | |
4228 | } | |
4229 | ||
4230 | t4_load_mtus(adap, adap->params.mtus, adap->params.a_wnd, | |
4231 | adap->params.b_wnd); | |
1ae970e0 | 4232 | setup_memwin(adap); |
204dc3c0 DM |
4233 | if (cxgb_up(adap)) |
4234 | return PCI_ERS_RESULT_DISCONNECT; | |
4235 | return PCI_ERS_RESULT_RECOVERED; | |
4236 | } | |
4237 | ||
4238 | static void eeh_resume(struct pci_dev *pdev) | |
4239 | { | |
4240 | int i; | |
4241 | struct adapter *adap = pci_get_drvdata(pdev); | |
4242 | ||
4243 | if (!adap) | |
4244 | return; | |
4245 | ||
4246 | rtnl_lock(); | |
4247 | for_each_port(adap, i) { | |
4248 | struct net_device *dev = adap->port[i]; | |
4249 | ||
4250 | if (netif_running(dev)) { | |
4251 | link_start(dev); | |
4252 | cxgb_set_rxmode(dev); | |
4253 | } | |
4254 | netif_device_attach(dev); | |
4255 | } | |
4256 | rtnl_unlock(); | |
4257 | } | |
4258 | ||
3646f0e5 | 4259 | static const struct pci_error_handlers cxgb4_eeh = { |
204dc3c0 DM |
4260 | .error_detected = eeh_err_detected, |
4261 | .slot_reset = eeh_slot_reset, | |
4262 | .resume = eeh_resume, | |
4263 | }; | |
4264 | ||
57d8b764 | 4265 | static inline bool is_x_10g_port(const struct link_config *lc) |
b8ff05a9 | 4266 | { |
57d8b764 KS |
4267 | return (lc->supported & FW_PORT_CAP_SPEED_10G) != 0 || |
4268 | (lc->supported & FW_PORT_CAP_SPEED_40G) != 0; | |
b8ff05a9 DM |
4269 | } |
4270 | ||
c887ad0e HS |
4271 | static inline void init_rspq(struct adapter *adap, struct sge_rspq *q, |
4272 | unsigned int us, unsigned int cnt, | |
b8ff05a9 DM |
4273 | unsigned int size, unsigned int iqe_size) |
4274 | { | |
c887ad0e | 4275 | q->adap = adap; |
812034f1 | 4276 | cxgb4_set_rspq_intr_params(q, us, cnt); |
b8ff05a9 DM |
4277 | q->iqe_len = iqe_size; |
4278 | q->size = size; | |
4279 | } | |
4280 | ||
4281 | /* | |
4282 | * Perform default configuration of DMA queues depending on the number and type | |
4283 | * of ports we found and the number of available CPUs. Most settings can be | |
4284 | * modified by the admin prior to actual use. | |
4285 | */ | |
91744948 | 4286 | static void cfg_queues(struct adapter *adap) |
b8ff05a9 DM |
4287 | { |
4288 | struct sge *s = &adap->sge; | |
688848b1 AB |
4289 | int i, n10g = 0, qidx = 0; |
4290 | #ifndef CONFIG_CHELSIO_T4_DCB | |
4291 | int q10g = 0; | |
4292 | #endif | |
cf38be6d | 4293 | int ciq_size; |
b8ff05a9 DM |
4294 | |
4295 | for_each_port(adap, i) | |
57d8b764 | 4296 | n10g += is_x_10g_port(&adap2pinfo(adap, i)->link_cfg); |
688848b1 AB |
4297 | #ifdef CONFIG_CHELSIO_T4_DCB |
4298 | /* For Data Center Bridging support we need to be able to support up | |
4299 | * to 8 Traffic Priorities; each of which will be assigned to its | |
4300 | * own TX Queue in order to prevent Head-Of-Line Blocking. | |
4301 | */ | |
4302 | if (adap->params.nports * 8 > MAX_ETH_QSETS) { | |
4303 | dev_err(adap->pdev_dev, "MAX_ETH_QSETS=%d < %d!\n", | |
4304 | MAX_ETH_QSETS, adap->params.nports * 8); | |
4305 | BUG_ON(1); | |
4306 | } | |
b8ff05a9 | 4307 | |
688848b1 AB |
4308 | for_each_port(adap, i) { |
4309 | struct port_info *pi = adap2pinfo(adap, i); | |
4310 | ||
4311 | pi->first_qset = qidx; | |
4312 | pi->nqsets = 8; | |
4313 | qidx += pi->nqsets; | |
4314 | } | |
4315 | #else /* !CONFIG_CHELSIO_T4_DCB */ | |
b8ff05a9 DM |
4316 | /* |
4317 | * We default to 1 queue per non-10G port and up to # of cores queues | |
4318 | * per 10G port. | |
4319 | */ | |
4320 | if (n10g) | |
4321 | q10g = (MAX_ETH_QSETS - (adap->params.nports - n10g)) / n10g; | |
5952dde7 YM |
4322 | if (q10g > netif_get_num_default_rss_queues()) |
4323 | q10g = netif_get_num_default_rss_queues(); | |
b8ff05a9 DM |
4324 | |
4325 | for_each_port(adap, i) { | |
4326 | struct port_info *pi = adap2pinfo(adap, i); | |
4327 | ||
4328 | pi->first_qset = qidx; | |
57d8b764 | 4329 | pi->nqsets = is_x_10g_port(&pi->link_cfg) ? q10g : 1; |
b8ff05a9 DM |
4330 | qidx += pi->nqsets; |
4331 | } | |
688848b1 | 4332 | #endif /* !CONFIG_CHELSIO_T4_DCB */ |
b8ff05a9 DM |
4333 | |
4334 | s->ethqsets = qidx; | |
4335 | s->max_ethqsets = qidx; /* MSI-X may lower it later */ | |
4336 | ||
4337 | if (is_offload(adap)) { | |
4338 | /* | |
4339 | * For offload we use 1 queue/channel if all ports are up to 1G, | |
4340 | * otherwise we divide all available queues amongst the channels | |
4341 | * capped by the number of available cores. | |
4342 | */ | |
4343 | if (n10g) { | |
f90ce561 | 4344 | i = min_t(int, ARRAY_SIZE(s->iscsirxq), |
b8ff05a9 | 4345 | num_online_cpus()); |
f90ce561 | 4346 | s->iscsiqsets = roundup(i, adap->params.nports); |
b8ff05a9 | 4347 | } else |
f90ce561 | 4348 | s->iscsiqsets = adap->params.nports; |
b8ff05a9 DM |
4349 | /* For RDMA one Rx queue per channel suffices */ |
4350 | s->rdmaqs = adap->params.nports; | |
f36e58e5 HS |
4351 | /* Try and allow at least 1 CIQ per cpu rounding down |
4352 | * to the number of ports, with a minimum of 1 per port. | |
4353 | * A 2 port card in a 6 cpu system: 6 CIQs, 3 / port. | |
4354 | * A 4 port card in a 6 cpu system: 4 CIQs, 1 / port. | |
4355 | * A 4 port card in a 2 cpu system: 4 CIQs, 1 / port. | |
4356 | */ | |
4357 | s->rdmaciqs = min_t(int, MAX_RDMA_CIQS, num_online_cpus()); | |
4358 | s->rdmaciqs = (s->rdmaciqs / adap->params.nports) * | |
4359 | adap->params.nports; | |
4360 | s->rdmaciqs = max_t(int, s->rdmaciqs, adap->params.nports); | |
f2692d16 VP |
4361 | |
4362 | if (!is_t4(adap->params.chip)) | |
4363 | s->niscsitq = s->iscsiqsets; | |
b8ff05a9 DM |
4364 | } |
4365 | ||
4366 | for (i = 0; i < ARRAY_SIZE(s->ethrxq); i++) { | |
4367 | struct sge_eth_rxq *r = &s->ethrxq[i]; | |
4368 | ||
c887ad0e | 4369 | init_rspq(adap, &r->rspq, 5, 10, 1024, 64); |
b8ff05a9 DM |
4370 | r->fl.size = 72; |
4371 | } | |
4372 | ||
4373 | for (i = 0; i < ARRAY_SIZE(s->ethtxq); i++) | |
4374 | s->ethtxq[i].q.size = 1024; | |
4375 | ||
4376 | for (i = 0; i < ARRAY_SIZE(s->ctrlq); i++) | |
4377 | s->ctrlq[i].q.size = 512; | |
4378 | ||
4379 | for (i = 0; i < ARRAY_SIZE(s->ofldtxq); i++) | |
4380 | s->ofldtxq[i].q.size = 1024; | |
4381 | ||
f90ce561 HS |
4382 | for (i = 0; i < ARRAY_SIZE(s->iscsirxq); i++) { |
4383 | struct sge_ofld_rxq *r = &s->iscsirxq[i]; | |
b8ff05a9 | 4384 | |
c887ad0e | 4385 | init_rspq(adap, &r->rspq, 5, 1, 1024, 64); |
b8ff05a9 DM |
4386 | r->rspq.uld = CXGB4_ULD_ISCSI; |
4387 | r->fl.size = 72; | |
4388 | } | |
4389 | ||
f2692d16 VP |
4390 | if (!is_t4(adap->params.chip)) { |
4391 | for (i = 0; i < ARRAY_SIZE(s->iscsitrxq); i++) { | |
4392 | struct sge_ofld_rxq *r = &s->iscsitrxq[i]; | |
4393 | ||
4394 | init_rspq(adap, &r->rspq, 5, 1, 1024, 64); | |
4395 | r->rspq.uld = CXGB4_ULD_ISCSIT; | |
4396 | r->fl.size = 72; | |
4397 | } | |
4398 | } | |
4399 | ||
b8ff05a9 DM |
4400 | for (i = 0; i < ARRAY_SIZE(s->rdmarxq); i++) { |
4401 | struct sge_ofld_rxq *r = &s->rdmarxq[i]; | |
4402 | ||
c887ad0e | 4403 | init_rspq(adap, &r->rspq, 5, 1, 511, 64); |
b8ff05a9 DM |
4404 | r->rspq.uld = CXGB4_ULD_RDMA; |
4405 | r->fl.size = 72; | |
4406 | } | |
4407 | ||
cf38be6d HS |
4408 | ciq_size = 64 + adap->vres.cq.size + adap->tids.nftids; |
4409 | if (ciq_size > SGE_MAX_IQ_SIZE) { | |
4410 | CH_WARN(adap, "CIQ size too small for available IQs\n"); | |
4411 | ciq_size = SGE_MAX_IQ_SIZE; | |
4412 | } | |
4413 | ||
4414 | for (i = 0; i < ARRAY_SIZE(s->rdmaciq); i++) { | |
4415 | struct sge_ofld_rxq *r = &s->rdmaciq[i]; | |
4416 | ||
c887ad0e | 4417 | init_rspq(adap, &r->rspq, 5, 1, ciq_size, 64); |
cf38be6d HS |
4418 | r->rspq.uld = CXGB4_ULD_RDMA; |
4419 | } | |
4420 | ||
c887ad0e HS |
4421 | init_rspq(adap, &s->fw_evtq, 0, 1, 1024, 64); |
4422 | init_rspq(adap, &s->intrq, 0, 1, 2 * MAX_INGQ, 64); | |
b8ff05a9 DM |
4423 | } |
4424 | ||
4425 | /* | |
4426 | * Reduce the number of Ethernet queues across all ports to at most n. | |
4427 | * n provides at least one queue per port. | |
4428 | */ | |
91744948 | 4429 | static void reduce_ethqs(struct adapter *adap, int n) |
b8ff05a9 DM |
4430 | { |
4431 | int i; | |
4432 | struct port_info *pi; | |
4433 | ||
4434 | while (n < adap->sge.ethqsets) | |
4435 | for_each_port(adap, i) { | |
4436 | pi = adap2pinfo(adap, i); | |
4437 | if (pi->nqsets > 1) { | |
4438 | pi->nqsets--; | |
4439 | adap->sge.ethqsets--; | |
4440 | if (adap->sge.ethqsets <= n) | |
4441 | break; | |
4442 | } | |
4443 | } | |
4444 | ||
4445 | n = 0; | |
4446 | for_each_port(adap, i) { | |
4447 | pi = adap2pinfo(adap, i); | |
4448 | pi->first_qset = n; | |
4449 | n += pi->nqsets; | |
4450 | } | |
4451 | } | |
4452 | ||
4453 | /* 2 MSI-X vectors needed for the FW queue and non-data interrupts */ | |
4454 | #define EXTRA_VECS 2 | |
4455 | ||
91744948 | 4456 | static int enable_msix(struct adapter *adap) |
b8ff05a9 DM |
4457 | { |
4458 | int ofld_need = 0; | |
f36e58e5 | 4459 | int i, want, need, allocated; |
b8ff05a9 DM |
4460 | struct sge *s = &adap->sge; |
4461 | unsigned int nchan = adap->params.nports; | |
f36e58e5 HS |
4462 | struct msix_entry *entries; |
4463 | ||
4464 | entries = kmalloc(sizeof(*entries) * (MAX_INGQ + 1), | |
4465 | GFP_KERNEL); | |
4466 | if (!entries) | |
4467 | return -ENOMEM; | |
b8ff05a9 | 4468 | |
f36e58e5 | 4469 | for (i = 0; i < MAX_INGQ + 1; ++i) |
b8ff05a9 DM |
4470 | entries[i].entry = i; |
4471 | ||
4472 | want = s->max_ethqsets + EXTRA_VECS; | |
4473 | if (is_offload(adap)) { | |
f2692d16 VP |
4474 | want += s->rdmaqs + s->rdmaciqs + s->iscsiqsets + |
4475 | s->niscsitq; | |
b8ff05a9 | 4476 | /* need nchan for each possible ULD */ |
f2692d16 VP |
4477 | if (is_t4(adap->params.chip)) |
4478 | ofld_need = 3 * nchan; | |
4479 | else | |
4480 | ofld_need = 4 * nchan; | |
b8ff05a9 | 4481 | } |
688848b1 AB |
4482 | #ifdef CONFIG_CHELSIO_T4_DCB |
4483 | /* For Data Center Bridging we need 8 Ethernet TX Priority Queues for | |
4484 | * each port. | |
4485 | */ | |
4486 | need = 8 * adap->params.nports + EXTRA_VECS + ofld_need; | |
4487 | #else | |
b8ff05a9 | 4488 | need = adap->params.nports + EXTRA_VECS + ofld_need; |
688848b1 | 4489 | #endif |
f36e58e5 HS |
4490 | allocated = pci_enable_msix_range(adap->pdev, entries, need, want); |
4491 | if (allocated < 0) { | |
4492 | dev_info(adap->pdev_dev, "not enough MSI-X vectors left," | |
4493 | " not using MSI-X\n"); | |
4494 | kfree(entries); | |
4495 | return allocated; | |
4496 | } | |
b8ff05a9 | 4497 | |
f36e58e5 | 4498 | /* Distribute available vectors to the various queue groups. |
c32ad224 AG |
4499 | * Every group gets its minimum requirement and NIC gets top |
4500 | * priority for leftovers. | |
4501 | */ | |
f36e58e5 | 4502 | i = allocated - EXTRA_VECS - ofld_need; |
c32ad224 AG |
4503 | if (i < s->max_ethqsets) { |
4504 | s->max_ethqsets = i; | |
4505 | if (i < s->ethqsets) | |
4506 | reduce_ethqs(adap, i); | |
4507 | } | |
4508 | if (is_offload(adap)) { | |
f36e58e5 HS |
4509 | if (allocated < want) { |
4510 | s->rdmaqs = nchan; | |
4511 | s->rdmaciqs = nchan; | |
f2692d16 VP |
4512 | |
4513 | if (!is_t4(adap->params.chip)) | |
4514 | s->niscsitq = nchan; | |
f36e58e5 HS |
4515 | } |
4516 | ||
4517 | /* leftovers go to OFLD */ | |
4518 | i = allocated - EXTRA_VECS - s->max_ethqsets - | |
f2692d16 | 4519 | s->rdmaqs - s->rdmaciqs - s->niscsitq; |
f90ce561 | 4520 | s->iscsiqsets = (i / nchan) * nchan; /* round down */ |
f2692d16 | 4521 | |
c32ad224 | 4522 | } |
f36e58e5 | 4523 | for (i = 0; i < allocated; ++i) |
c32ad224 | 4524 | adap->msix_info[i].vec = entries[i].vector; |
43eb4e82 HS |
4525 | dev_info(adap->pdev_dev, "%d MSI-X vectors allocated, " |
4526 | "nic %d iscsi %d rdma cpl %d rdma ciq %d\n", | |
f90ce561 | 4527 | allocated, s->max_ethqsets, s->iscsiqsets, s->rdmaqs, |
43eb4e82 | 4528 | s->rdmaciqs); |
c32ad224 | 4529 | |
f36e58e5 | 4530 | kfree(entries); |
c32ad224 | 4531 | return 0; |
b8ff05a9 DM |
4532 | } |
4533 | ||
4534 | #undef EXTRA_VECS | |
4535 | ||
91744948 | 4536 | static int init_rss(struct adapter *adap) |
671b0060 | 4537 | { |
c035e183 HS |
4538 | unsigned int i; |
4539 | int err; | |
4540 | ||
4541 | err = t4_init_rss_mode(adap, adap->mbox); | |
4542 | if (err) | |
4543 | return err; | |
671b0060 DM |
4544 | |
4545 | for_each_port(adap, i) { | |
4546 | struct port_info *pi = adap2pinfo(adap, i); | |
4547 | ||
4548 | pi->rss = kcalloc(pi->rss_size, sizeof(u16), GFP_KERNEL); | |
4549 | if (!pi->rss) | |
4550 | return -ENOMEM; | |
671b0060 DM |
4551 | } |
4552 | return 0; | |
4553 | } | |
4554 | ||
547fd272 HS |
4555 | static int cxgb4_get_pcie_dev_link_caps(struct adapter *adap, |
4556 | enum pci_bus_speed *speed, | |
4557 | enum pcie_link_width *width) | |
4558 | { | |
4559 | u32 lnkcap1, lnkcap2; | |
4560 | int err1, err2; | |
4561 | ||
4562 | #define PCIE_MLW_CAP_SHIFT 4 /* start of MLW mask in link capabilities */ | |
4563 | ||
4564 | *speed = PCI_SPEED_UNKNOWN; | |
4565 | *width = PCIE_LNK_WIDTH_UNKNOWN; | |
4566 | ||
4567 | err1 = pcie_capability_read_dword(adap->pdev, PCI_EXP_LNKCAP, | |
4568 | &lnkcap1); | |
4569 | err2 = pcie_capability_read_dword(adap->pdev, PCI_EXP_LNKCAP2, | |
4570 | &lnkcap2); | |
4571 | if (!err2 && lnkcap2) { /* PCIe r3.0-compliant */ | |
4572 | if (lnkcap2 & PCI_EXP_LNKCAP2_SLS_8_0GB) | |
4573 | *speed = PCIE_SPEED_8_0GT; | |
4574 | else if (lnkcap2 & PCI_EXP_LNKCAP2_SLS_5_0GB) | |
4575 | *speed = PCIE_SPEED_5_0GT; | |
4576 | else if (lnkcap2 & PCI_EXP_LNKCAP2_SLS_2_5GB) | |
4577 | *speed = PCIE_SPEED_2_5GT; | |
4578 | } | |
4579 | if (!err1) { | |
4580 | *width = (lnkcap1 & PCI_EXP_LNKCAP_MLW) >> PCIE_MLW_CAP_SHIFT; | |
4581 | if (!lnkcap2) { /* pre-r3.0 */ | |
4582 | if (lnkcap1 & PCI_EXP_LNKCAP_SLS_5_0GB) | |
4583 | *speed = PCIE_SPEED_5_0GT; | |
4584 | else if (lnkcap1 & PCI_EXP_LNKCAP_SLS_2_5GB) | |
4585 | *speed = PCIE_SPEED_2_5GT; | |
4586 | } | |
4587 | } | |
4588 | ||
4589 | if (*speed == PCI_SPEED_UNKNOWN || *width == PCIE_LNK_WIDTH_UNKNOWN) | |
4590 | return err1 ? err1 : err2 ? err2 : -EINVAL; | |
4591 | return 0; | |
4592 | } | |
4593 | ||
4594 | static void cxgb4_check_pcie_caps(struct adapter *adap) | |
4595 | { | |
4596 | enum pcie_link_width width, width_cap; | |
4597 | enum pci_bus_speed speed, speed_cap; | |
4598 | ||
4599 | #define PCIE_SPEED_STR(speed) \ | |
4600 | (speed == PCIE_SPEED_8_0GT ? "8.0GT/s" : \ | |
4601 | speed == PCIE_SPEED_5_0GT ? "5.0GT/s" : \ | |
4602 | speed == PCIE_SPEED_2_5GT ? "2.5GT/s" : \ | |
4603 | "Unknown") | |
4604 | ||
4605 | if (cxgb4_get_pcie_dev_link_caps(adap, &speed_cap, &width_cap)) { | |
4606 | dev_warn(adap->pdev_dev, | |
4607 | "Unable to determine PCIe device BW capabilities\n"); | |
4608 | return; | |
4609 | } | |
4610 | ||
4611 | if (pcie_get_minimum_link(adap->pdev, &speed, &width) || | |
4612 | speed == PCI_SPEED_UNKNOWN || width == PCIE_LNK_WIDTH_UNKNOWN) { | |
4613 | dev_warn(adap->pdev_dev, | |
4614 | "Unable to determine PCI Express bandwidth.\n"); | |
4615 | return; | |
4616 | } | |
4617 | ||
4618 | dev_info(adap->pdev_dev, "PCIe link speed is %s, device supports %s\n", | |
4619 | PCIE_SPEED_STR(speed), PCIE_SPEED_STR(speed_cap)); | |
4620 | dev_info(adap->pdev_dev, "PCIe link width is x%d, device supports x%d\n", | |
4621 | width, width_cap); | |
4622 | if (speed < speed_cap || width < width_cap) | |
4623 | dev_info(adap->pdev_dev, | |
4624 | "A slot with more lanes and/or higher speed is " | |
4625 | "suggested for optimal performance.\n"); | |
4626 | } | |
4627 | ||
91744948 | 4628 | static void print_port_info(const struct net_device *dev) |
b8ff05a9 | 4629 | { |
b8ff05a9 | 4630 | char buf[80]; |
118969ed | 4631 | char *bufp = buf; |
f1a051b9 | 4632 | const char *spd = ""; |
118969ed DM |
4633 | const struct port_info *pi = netdev_priv(dev); |
4634 | const struct adapter *adap = pi->adapter; | |
f1a051b9 DM |
4635 | |
4636 | if (adap->params.pci.speed == PCI_EXP_LNKSTA_CLS_2_5GB) | |
4637 | spd = " 2.5 GT/s"; | |
4638 | else if (adap->params.pci.speed == PCI_EXP_LNKSTA_CLS_5_0GB) | |
4639 | spd = " 5 GT/s"; | |
d2e752db RD |
4640 | else if (adap->params.pci.speed == PCI_EXP_LNKSTA_CLS_8_0GB) |
4641 | spd = " 8 GT/s"; | |
b8ff05a9 | 4642 | |
118969ed DM |
4643 | if (pi->link_cfg.supported & FW_PORT_CAP_SPEED_100M) |
4644 | bufp += sprintf(bufp, "100/"); | |
4645 | if (pi->link_cfg.supported & FW_PORT_CAP_SPEED_1G) | |
4646 | bufp += sprintf(bufp, "1000/"); | |
4647 | if (pi->link_cfg.supported & FW_PORT_CAP_SPEED_10G) | |
4648 | bufp += sprintf(bufp, "10G/"); | |
72aca4bf KS |
4649 | if (pi->link_cfg.supported & FW_PORT_CAP_SPEED_40G) |
4650 | bufp += sprintf(bufp, "40G/"); | |
118969ed DM |
4651 | if (bufp != buf) |
4652 | --bufp; | |
72aca4bf | 4653 | sprintf(bufp, "BASE-%s", t4_get_port_type_description(pi->port_type)); |
118969ed | 4654 | |
547fd272 | 4655 | netdev_info(dev, "Chelsio %s rev %d %s %sNIC %s\n", |
0a57a536 | 4656 | adap->params.vpd.id, |
d14807dd | 4657 | CHELSIO_CHIP_RELEASE(adap->params.chip), buf, |
547fd272 | 4658 | is_offload(adap) ? "R" : "", |
118969ed DM |
4659 | (adap->flags & USING_MSIX) ? " MSI-X" : |
4660 | (adap->flags & USING_MSI) ? " MSI" : ""); | |
a94cd705 KS |
4661 | netdev_info(dev, "S/N: %s, P/N: %s\n", |
4662 | adap->params.vpd.sn, adap->params.vpd.pn); | |
b8ff05a9 DM |
4663 | } |
4664 | ||
91744948 | 4665 | static void enable_pcie_relaxed_ordering(struct pci_dev *dev) |
ef306b50 | 4666 | { |
e5c8ae5f | 4667 | pcie_capability_set_word(dev, PCI_EXP_DEVCTL, PCI_EXP_DEVCTL_RELAX_EN); |
ef306b50 DM |
4668 | } |
4669 | ||
06546391 DM |
4670 | /* |
4671 | * Free the following resources: | |
4672 | * - memory used for tables | |
4673 | * - MSI/MSI-X | |
4674 | * - net devices | |
4675 | * - resources FW is holding for us | |
4676 | */ | |
4677 | static void free_some_resources(struct adapter *adapter) | |
4678 | { | |
4679 | unsigned int i; | |
4680 | ||
4681 | t4_free_mem(adapter->l2t); | |
4682 | t4_free_mem(adapter->tids.tid_tab); | |
4b8e27a8 HS |
4683 | kfree(adapter->sge.egr_map); |
4684 | kfree(adapter->sge.ingr_map); | |
4685 | kfree(adapter->sge.starving_fl); | |
4686 | kfree(adapter->sge.txq_maperr); | |
5b377d11 HS |
4687 | #ifdef CONFIG_DEBUG_FS |
4688 | kfree(adapter->sge.blocked_fl); | |
4689 | #endif | |
06546391 DM |
4690 | disable_msi(adapter); |
4691 | ||
4692 | for_each_port(adapter, i) | |
671b0060 | 4693 | if (adapter->port[i]) { |
4f3a0fcf HS |
4694 | struct port_info *pi = adap2pinfo(adapter, i); |
4695 | ||
4696 | if (pi->viid != 0) | |
4697 | t4_free_vi(adapter, adapter->mbox, adapter->pf, | |
4698 | 0, pi->viid); | |
671b0060 | 4699 | kfree(adap2pinfo(adapter, i)->rss); |
06546391 | 4700 | free_netdev(adapter->port[i]); |
671b0060 | 4701 | } |
06546391 | 4702 | if (adapter->flags & FW_OK) |
b2612722 | 4703 | t4_fw_bye(adapter, adapter->pf); |
06546391 DM |
4704 | } |
4705 | ||
2ed28baa | 4706 | #define TSO_FLAGS (NETIF_F_TSO | NETIF_F_TSO6 | NETIF_F_TSO_ECN) |
35d35682 | 4707 | #define VLAN_FEAT (NETIF_F_SG | NETIF_F_IP_CSUM | TSO_FLAGS | \ |
b8ff05a9 | 4708 | NETIF_F_IPV6_CSUM | NETIF_F_HIGHDMA) |
22adfe0a | 4709 | #define SEGMENT_SIZE 128 |
b8ff05a9 | 4710 | |
d86bd29e HS |
4711 | static int get_chip_type(struct pci_dev *pdev, u32 pl_rev) |
4712 | { | |
d86bd29e HS |
4713 | u16 device_id; |
4714 | ||
4715 | /* Retrieve adapter's device ID */ | |
4716 | pci_read_config_word(pdev, PCI_DEVICE_ID, &device_id); | |
46cdc9be | 4717 | |
4718 | switch (device_id >> 12) { | |
d86bd29e | 4719 | case CHELSIO_T4: |
46cdc9be | 4720 | return CHELSIO_CHIP_CODE(CHELSIO_T4, pl_rev); |
d86bd29e | 4721 | case CHELSIO_T5: |
46cdc9be | 4722 | return CHELSIO_CHIP_CODE(CHELSIO_T5, pl_rev); |
d86bd29e | 4723 | case CHELSIO_T6: |
46cdc9be | 4724 | return CHELSIO_CHIP_CODE(CHELSIO_T6, pl_rev); |
d86bd29e HS |
4725 | default: |
4726 | dev_err(&pdev->dev, "Device %d is not supported\n", | |
4727 | device_id); | |
d86bd29e | 4728 | } |
46cdc9be | 4729 | return -EINVAL; |
d86bd29e HS |
4730 | } |
4731 | ||
1dd06ae8 | 4732 | static int init_one(struct pci_dev *pdev, const struct pci_device_id *ent) |
b8ff05a9 | 4733 | { |
22adfe0a | 4734 | int func, i, err, s_qpp, qpp, num_seg; |
b8ff05a9 | 4735 | struct port_info *pi; |
c8f44aff | 4736 | bool highdma = false; |
b8ff05a9 | 4737 | struct adapter *adapter = NULL; |
d6ce2628 | 4738 | void __iomem *regs; |
d86bd29e HS |
4739 | u32 whoami, pl_rev; |
4740 | enum chip_type chip; | |
b8ff05a9 DM |
4741 | |
4742 | printk_once(KERN_INFO "%s - version %s\n", DRV_DESC, DRV_VERSION); | |
4743 | ||
4744 | err = pci_request_regions(pdev, KBUILD_MODNAME); | |
4745 | if (err) { | |
4746 | /* Just info, some other driver may have claimed the device. */ | |
4747 | dev_info(&pdev->dev, "cannot obtain PCI resources\n"); | |
4748 | return err; | |
4749 | } | |
4750 | ||
b8ff05a9 DM |
4751 | err = pci_enable_device(pdev); |
4752 | if (err) { | |
4753 | dev_err(&pdev->dev, "cannot enable PCI device\n"); | |
4754 | goto out_release_regions; | |
4755 | } | |
4756 | ||
d6ce2628 HS |
4757 | regs = pci_ioremap_bar(pdev, 0); |
4758 | if (!regs) { | |
4759 | dev_err(&pdev->dev, "cannot map device registers\n"); | |
4760 | err = -ENOMEM; | |
4761 | goto out_disable_device; | |
4762 | } | |
4763 | ||
8203b509 HS |
4764 | err = t4_wait_dev_ready(regs); |
4765 | if (err < 0) | |
4766 | goto out_unmap_bar0; | |
4767 | ||
d6ce2628 | 4768 | /* We control everything through one PF */ |
d86bd29e HS |
4769 | whoami = readl(regs + PL_WHOAMI_A); |
4770 | pl_rev = REV_G(readl(regs + PL_REV_A)); | |
4771 | chip = get_chip_type(pdev, pl_rev); | |
4772 | func = CHELSIO_CHIP_VERSION(chip) <= CHELSIO_T5 ? | |
4773 | SOURCEPF_G(whoami) : T6_SOURCEPF_G(whoami); | |
d6ce2628 HS |
4774 | if (func != ent->driver_data) { |
4775 | iounmap(regs); | |
4776 | pci_disable_device(pdev); | |
4777 | pci_save_state(pdev); /* to restore SR-IOV later */ | |
4778 | goto sriov; | |
4779 | } | |
4780 | ||
b8ff05a9 | 4781 | if (!pci_set_dma_mask(pdev, DMA_BIT_MASK(64))) { |
c8f44aff | 4782 | highdma = true; |
b8ff05a9 DM |
4783 | err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(64)); |
4784 | if (err) { | |
4785 | dev_err(&pdev->dev, "unable to obtain 64-bit DMA for " | |
4786 | "coherent allocations\n"); | |
d6ce2628 | 4787 | goto out_unmap_bar0; |
b8ff05a9 DM |
4788 | } |
4789 | } else { | |
4790 | err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32)); | |
4791 | if (err) { | |
4792 | dev_err(&pdev->dev, "no usable DMA configuration\n"); | |
d6ce2628 | 4793 | goto out_unmap_bar0; |
b8ff05a9 DM |
4794 | } |
4795 | } | |
4796 | ||
4797 | pci_enable_pcie_error_reporting(pdev); | |
ef306b50 | 4798 | enable_pcie_relaxed_ordering(pdev); |
b8ff05a9 DM |
4799 | pci_set_master(pdev); |
4800 | pci_save_state(pdev); | |
4801 | ||
4802 | adapter = kzalloc(sizeof(*adapter), GFP_KERNEL); | |
4803 | if (!adapter) { | |
4804 | err = -ENOMEM; | |
d6ce2628 | 4805 | goto out_unmap_bar0; |
b8ff05a9 DM |
4806 | } |
4807 | ||
29aaee65 AB |
4808 | adapter->workq = create_singlethread_workqueue("cxgb4"); |
4809 | if (!adapter->workq) { | |
4810 | err = -ENOMEM; | |
4811 | goto out_free_adapter; | |
4812 | } | |
4813 | ||
144be3d9 GS |
4814 | /* PCI device has been enabled */ |
4815 | adapter->flags |= DEV_ENABLED; | |
4816 | ||
d6ce2628 | 4817 | adapter->regs = regs; |
b8ff05a9 DM |
4818 | adapter->pdev = pdev; |
4819 | adapter->pdev_dev = &pdev->dev; | |
3069ee9b | 4820 | adapter->mbox = func; |
b2612722 | 4821 | adapter->pf = func; |
b8ff05a9 DM |
4822 | adapter->msg_enable = dflt_msg_enable; |
4823 | memset(adapter->chan_map, 0xff, sizeof(adapter->chan_map)); | |
4824 | ||
4825 | spin_lock_init(&adapter->stats_lock); | |
4826 | spin_lock_init(&adapter->tid_release_lock); | |
e327c225 | 4827 | spin_lock_init(&adapter->win0_lock); |
b8ff05a9 DM |
4828 | |
4829 | INIT_WORK(&adapter->tid_release_task, process_tid_release_list); | |
881806bc VP |
4830 | INIT_WORK(&adapter->db_full_task, process_db_full); |
4831 | INIT_WORK(&adapter->db_drop_task, process_db_drop); | |
b8ff05a9 DM |
4832 | |
4833 | err = t4_prep_adapter(adapter); | |
4834 | if (err) | |
d6ce2628 HS |
4835 | goto out_free_adapter; |
4836 | ||
22adfe0a | 4837 | |
d14807dd | 4838 | if (!is_t4(adapter->params.chip)) { |
f612b815 HS |
4839 | s_qpp = (QUEUESPERPAGEPF0_S + |
4840 | (QUEUESPERPAGEPF1_S - QUEUESPERPAGEPF0_S) * | |
b2612722 | 4841 | adapter->pf); |
f612b815 HS |
4842 | qpp = 1 << QUEUESPERPAGEPF0_G(t4_read_reg(adapter, |
4843 | SGE_EGRESS_QUEUES_PER_PAGE_PF_A) >> s_qpp); | |
22adfe0a SR |
4844 | num_seg = PAGE_SIZE / SEGMENT_SIZE; |
4845 | ||
4846 | /* Each segment size is 128B. Write coalescing is enabled only | |
4847 | * when SGE_EGRESS_QUEUES_PER_PAGE_PF reg value for the | |
4848 | * queue is less no of segments that can be accommodated in | |
4849 | * a page size. | |
4850 | */ | |
4851 | if (qpp > num_seg) { | |
4852 | dev_err(&pdev->dev, | |
4853 | "Incorrect number of egress queues per page\n"); | |
4854 | err = -EINVAL; | |
d6ce2628 | 4855 | goto out_free_adapter; |
22adfe0a SR |
4856 | } |
4857 | adapter->bar2 = ioremap_wc(pci_resource_start(pdev, 2), | |
4858 | pci_resource_len(pdev, 2)); | |
4859 | if (!adapter->bar2) { | |
4860 | dev_err(&pdev->dev, "cannot map device bar2 region\n"); | |
4861 | err = -ENOMEM; | |
d6ce2628 | 4862 | goto out_free_adapter; |
22adfe0a SR |
4863 | } |
4864 | } | |
4865 | ||
636f9d37 | 4866 | setup_memwin(adapter); |
b8ff05a9 | 4867 | err = adap_init0(adapter); |
5b377d11 HS |
4868 | #ifdef CONFIG_DEBUG_FS |
4869 | bitmap_zero(adapter->sge.blocked_fl, adapter->sge.egr_sz); | |
4870 | #endif | |
636f9d37 | 4871 | setup_memwin_rdma(adapter); |
b8ff05a9 DM |
4872 | if (err) |
4873 | goto out_unmap_bar; | |
4874 | ||
2a485cf7 HS |
4875 | /* configure SGE_STAT_CFG_A to read WC stats */ |
4876 | if (!is_t4(adapter->params.chip)) | |
676d6a75 HS |
4877 | t4_write_reg(adapter, SGE_STAT_CFG_A, STATSOURCE_T5_V(7) | |
4878 | (is_t5(adapter->params.chip) ? STATMODE_V(0) : | |
4879 | T6_STATMODE_V(0))); | |
2a485cf7 | 4880 | |
b8ff05a9 DM |
4881 | for_each_port(adapter, i) { |
4882 | struct net_device *netdev; | |
4883 | ||
4884 | netdev = alloc_etherdev_mq(sizeof(struct port_info), | |
4885 | MAX_ETH_QSETS); | |
4886 | if (!netdev) { | |
4887 | err = -ENOMEM; | |
4888 | goto out_free_dev; | |
4889 | } | |
4890 | ||
4891 | SET_NETDEV_DEV(netdev, &pdev->dev); | |
4892 | ||
4893 | adapter->port[i] = netdev; | |
4894 | pi = netdev_priv(netdev); | |
4895 | pi->adapter = adapter; | |
4896 | pi->xact_addr_filt = -1; | |
b8ff05a9 | 4897 | pi->port_id = i; |
b8ff05a9 DM |
4898 | netdev->irq = pdev->irq; |
4899 | ||
2ed28baa MM |
4900 | netdev->hw_features = NETIF_F_SG | TSO_FLAGS | |
4901 | NETIF_F_IP_CSUM | NETIF_F_IPV6_CSUM | | |
4902 | NETIF_F_RXCSUM | NETIF_F_RXHASH | | |
f646968f | 4903 | NETIF_F_HW_VLAN_CTAG_TX | NETIF_F_HW_VLAN_CTAG_RX; |
c8f44aff MM |
4904 | if (highdma) |
4905 | netdev->hw_features |= NETIF_F_HIGHDMA; | |
4906 | netdev->features |= netdev->hw_features; | |
b8ff05a9 DM |
4907 | netdev->vlan_features = netdev->features & VLAN_FEAT; |
4908 | ||
01789349 JP |
4909 | netdev->priv_flags |= IFF_UNICAST_FLT; |
4910 | ||
b8ff05a9 | 4911 | netdev->netdev_ops = &cxgb4_netdev_ops; |
688848b1 AB |
4912 | #ifdef CONFIG_CHELSIO_T4_DCB |
4913 | netdev->dcbnl_ops = &cxgb4_dcb_ops; | |
4914 | cxgb4_dcb_state_init(netdev); | |
4915 | #endif | |
812034f1 | 4916 | cxgb4_set_ethtool_ops(netdev); |
b8ff05a9 DM |
4917 | } |
4918 | ||
4919 | pci_set_drvdata(pdev, adapter); | |
4920 | ||
4921 | if (adapter->flags & FW_OK) { | |
060e0c75 | 4922 | err = t4_port_init(adapter, func, func, 0); |
b8ff05a9 DM |
4923 | if (err) |
4924 | goto out_free_dev; | |
098ef6c2 HS |
4925 | } else if (adapter->params.nports == 1) { |
4926 | /* If we don't have a connection to the firmware -- possibly | |
4927 | * because of an error -- grab the raw VPD parameters so we | |
4928 | * can set the proper MAC Address on the debug network | |
4929 | * interface that we've created. | |
4930 | */ | |
4931 | u8 hw_addr[ETH_ALEN]; | |
4932 | u8 *na = adapter->params.vpd.na; | |
4933 | ||
4934 | err = t4_get_raw_vpd_params(adapter, &adapter->params.vpd); | |
4935 | if (!err) { | |
4936 | for (i = 0; i < ETH_ALEN; i++) | |
4937 | hw_addr[i] = (hex2val(na[2 * i + 0]) * 16 + | |
4938 | hex2val(na[2 * i + 1])); | |
4939 | t4_set_hw_addr(adapter, 0, hw_addr); | |
4940 | } | |
b8ff05a9 DM |
4941 | } |
4942 | ||
098ef6c2 | 4943 | /* Configure queues and allocate tables now, they can be needed as |
b8ff05a9 DM |
4944 | * soon as the first register_netdev completes. |
4945 | */ | |
4946 | cfg_queues(adapter); | |
4947 | ||
5be9ed8d | 4948 | adapter->l2t = t4_init_l2t(adapter->l2t_start, adapter->l2t_end); |
b8ff05a9 DM |
4949 | if (!adapter->l2t) { |
4950 | /* We tolerate a lack of L2T, giving up some functionality */ | |
4951 | dev_warn(&pdev->dev, "could not allocate L2T, continuing\n"); | |
4952 | adapter->params.offload = 0; | |
4953 | } | |
4954 | ||
b5a02f50 | 4955 | #if IS_ENABLED(CONFIG_IPV6) |
eb72f74f HS |
4956 | if ((CHELSIO_CHIP_VERSION(adapter->params.chip) <= CHELSIO_T5) && |
4957 | (!(t4_read_reg(adapter, LE_DB_CONFIG_A) & ASLIPCOMPEN_F))) { | |
4958 | /* CLIP functionality is not present in hardware, | |
4959 | * hence disable all offload features | |
b5a02f50 AB |
4960 | */ |
4961 | dev_warn(&pdev->dev, | |
eb72f74f | 4962 | "CLIP not enabled in hardware, continuing\n"); |
b5a02f50 | 4963 | adapter->params.offload = 0; |
eb72f74f HS |
4964 | } else { |
4965 | adapter->clipt = t4_init_clip_tbl(adapter->clipt_start, | |
4966 | adapter->clipt_end); | |
4967 | if (!adapter->clipt) { | |
4968 | /* We tolerate a lack of clip_table, giving up | |
4969 | * some functionality | |
4970 | */ | |
4971 | dev_warn(&pdev->dev, | |
4972 | "could not allocate Clip table, continuing\n"); | |
4973 | adapter->params.offload = 0; | |
4974 | } | |
b5a02f50 AB |
4975 | } |
4976 | #endif | |
b8ff05a9 DM |
4977 | if (is_offload(adapter) && tid_init(&adapter->tids) < 0) { |
4978 | dev_warn(&pdev->dev, "could not allocate TID table, " | |
4979 | "continuing\n"); | |
4980 | adapter->params.offload = 0; | |
4981 | } | |
4982 | ||
9a1bb9f6 HS |
4983 | if (is_offload(adapter)) { |
4984 | if (t4_read_reg(adapter, LE_DB_CONFIG_A) & HASHEN_F) { | |
4985 | u32 hash_base, hash_reg; | |
4986 | ||
4987 | if (chip <= CHELSIO_T5) { | |
4988 | hash_reg = LE_DB_TID_HASHBASE_A; | |
4989 | hash_base = t4_read_reg(adapter, hash_reg); | |
4990 | adapter->tids.hash_base = hash_base / 4; | |
4991 | } else { | |
4992 | hash_reg = T6_LE_DB_HASH_TID_BASE_A; | |
4993 | hash_base = t4_read_reg(adapter, hash_reg); | |
4994 | adapter->tids.hash_base = hash_base; | |
4995 | } | |
4996 | } | |
4997 | } | |
4998 | ||
f7cabcdd DM |
4999 | /* See what interrupts we'll be using */ |
5000 | if (msi > 1 && enable_msix(adapter) == 0) | |
5001 | adapter->flags |= USING_MSIX; | |
5002 | else if (msi > 0 && pci_enable_msi(pdev) == 0) | |
5003 | adapter->flags |= USING_MSI; | |
5004 | ||
547fd272 HS |
5005 | /* check for PCI Express bandwidth capabiltites */ |
5006 | cxgb4_check_pcie_caps(adapter); | |
5007 | ||
671b0060 DM |
5008 | err = init_rss(adapter); |
5009 | if (err) | |
5010 | goto out_free_dev; | |
5011 | ||
b8ff05a9 DM |
5012 | /* |
5013 | * The card is now ready to go. If any errors occur during device | |
5014 | * registration we do not fail the whole card but rather proceed only | |
5015 | * with the ports we manage to register successfully. However we must | |
5016 | * register at least one net device. | |
5017 | */ | |
5018 | for_each_port(adapter, i) { | |
a57cabe0 DM |
5019 | pi = adap2pinfo(adapter, i); |
5020 | netif_set_real_num_tx_queues(adapter->port[i], pi->nqsets); | |
5021 | netif_set_real_num_rx_queues(adapter->port[i], pi->nqsets); | |
5022 | ||
b8ff05a9 DM |
5023 | err = register_netdev(adapter->port[i]); |
5024 | if (err) | |
b1a3c2b6 | 5025 | break; |
b1a3c2b6 DM |
5026 | adapter->chan_map[pi->tx_chan] = i; |
5027 | print_port_info(adapter->port[i]); | |
b8ff05a9 | 5028 | } |
b1a3c2b6 | 5029 | if (i == 0) { |
b8ff05a9 DM |
5030 | dev_err(&pdev->dev, "could not register any net devices\n"); |
5031 | goto out_free_dev; | |
5032 | } | |
b1a3c2b6 DM |
5033 | if (err) { |
5034 | dev_warn(&pdev->dev, "only %d net devices registered\n", i); | |
5035 | err = 0; | |
6403eab1 | 5036 | } |
b8ff05a9 DM |
5037 | |
5038 | if (cxgb4_debugfs_root) { | |
5039 | adapter->debugfs_root = debugfs_create_dir(pci_name(pdev), | |
5040 | cxgb4_debugfs_root); | |
5041 | setup_debugfs(adapter); | |
5042 | } | |
5043 | ||
6482aa7c DLR |
5044 | /* PCIe EEH recovery on powerpc platforms needs fundamental reset */ |
5045 | pdev->needs_freset = 1; | |
5046 | ||
b8ff05a9 DM |
5047 | if (is_offload(adapter)) |
5048 | attach_ulds(adapter); | |
5049 | ||
8e1e6059 | 5050 | sriov: |
b8ff05a9 | 5051 | #ifdef CONFIG_PCI_IOV |
7d6727cf | 5052 | if (func < ARRAY_SIZE(num_vf) && num_vf[func] > 0) |
b8ff05a9 DM |
5053 | if (pci_enable_sriov(pdev, num_vf[func]) == 0) |
5054 | dev_info(&pdev->dev, | |
5055 | "instantiated %u virtual functions\n", | |
5056 | num_vf[func]); | |
5057 | #endif | |
5058 | return 0; | |
5059 | ||
5060 | out_free_dev: | |
06546391 | 5061 | free_some_resources(adapter); |
b8ff05a9 | 5062 | out_unmap_bar: |
d14807dd | 5063 | if (!is_t4(adapter->params.chip)) |
22adfe0a | 5064 | iounmap(adapter->bar2); |
b8ff05a9 | 5065 | out_free_adapter: |
29aaee65 AB |
5066 | if (adapter->workq) |
5067 | destroy_workqueue(adapter->workq); | |
5068 | ||
b8ff05a9 | 5069 | kfree(adapter); |
d6ce2628 HS |
5070 | out_unmap_bar0: |
5071 | iounmap(regs); | |
b8ff05a9 DM |
5072 | out_disable_device: |
5073 | pci_disable_pcie_error_reporting(pdev); | |
5074 | pci_disable_device(pdev); | |
5075 | out_release_regions: | |
5076 | pci_release_regions(pdev); | |
b8ff05a9 DM |
5077 | return err; |
5078 | } | |
5079 | ||
91744948 | 5080 | static void remove_one(struct pci_dev *pdev) |
b8ff05a9 DM |
5081 | { |
5082 | struct adapter *adapter = pci_get_drvdata(pdev); | |
5083 | ||
636f9d37 | 5084 | #ifdef CONFIG_PCI_IOV |
b8ff05a9 DM |
5085 | pci_disable_sriov(pdev); |
5086 | ||
636f9d37 VP |
5087 | #endif |
5088 | ||
b8ff05a9 DM |
5089 | if (adapter) { |
5090 | int i; | |
5091 | ||
29aaee65 AB |
5092 | /* Tear down per-adapter Work Queue first since it can contain |
5093 | * references to our adapter data structure. | |
5094 | */ | |
5095 | destroy_workqueue(adapter->workq); | |
5096 | ||
b8ff05a9 DM |
5097 | if (is_offload(adapter)) |
5098 | detach_ulds(adapter); | |
5099 | ||
b37987e8 HS |
5100 | disable_interrupts(adapter); |
5101 | ||
b8ff05a9 | 5102 | for_each_port(adapter, i) |
8f3a7676 | 5103 | if (adapter->port[i]->reg_state == NETREG_REGISTERED) |
b8ff05a9 DM |
5104 | unregister_netdev(adapter->port[i]); |
5105 | ||
9f16dc2e | 5106 | debugfs_remove_recursive(adapter->debugfs_root); |
b8ff05a9 | 5107 | |
f2b7e78d VP |
5108 | /* If we allocated filters, free up state associated with any |
5109 | * valid filters ... | |
5110 | */ | |
5111 | if (adapter->tids.ftid_tab) { | |
5112 | struct filter_entry *f = &adapter->tids.ftid_tab[0]; | |
dca4faeb VP |
5113 | for (i = 0; i < (adapter->tids.nftids + |
5114 | adapter->tids.nsftids); i++, f++) | |
f2b7e78d VP |
5115 | if (f->valid) |
5116 | clear_filter(adapter, f); | |
5117 | } | |
5118 | ||
aaefae9b DM |
5119 | if (adapter->flags & FULL_INIT_DONE) |
5120 | cxgb_down(adapter); | |
b8ff05a9 | 5121 | |
06546391 | 5122 | free_some_resources(adapter); |
b5a02f50 AB |
5123 | #if IS_ENABLED(CONFIG_IPV6) |
5124 | t4_cleanup_clip_tbl(adapter); | |
5125 | #endif | |
b8ff05a9 | 5126 | iounmap(adapter->regs); |
d14807dd | 5127 | if (!is_t4(adapter->params.chip)) |
22adfe0a | 5128 | iounmap(adapter->bar2); |
b8ff05a9 | 5129 | pci_disable_pcie_error_reporting(pdev); |
144be3d9 GS |
5130 | if ((adapter->flags & DEV_ENABLED)) { |
5131 | pci_disable_device(pdev); | |
5132 | adapter->flags &= ~DEV_ENABLED; | |
5133 | } | |
b8ff05a9 | 5134 | pci_release_regions(pdev); |
ee9a33b2 | 5135 | synchronize_rcu(); |
8b662fe7 | 5136 | kfree(adapter); |
a069ec91 | 5137 | } else |
b8ff05a9 DM |
5138 | pci_release_regions(pdev); |
5139 | } | |
5140 | ||
5141 | static struct pci_driver cxgb4_driver = { | |
5142 | .name = KBUILD_MODNAME, | |
5143 | .id_table = cxgb4_pci_tbl, | |
5144 | .probe = init_one, | |
91744948 | 5145 | .remove = remove_one, |
687d705c | 5146 | .shutdown = remove_one, |
204dc3c0 | 5147 | .err_handler = &cxgb4_eeh, |
b8ff05a9 DM |
5148 | }; |
5149 | ||
5150 | static int __init cxgb4_init_module(void) | |
5151 | { | |
5152 | int ret; | |
5153 | ||
5154 | /* Debugfs support is optional, just warn if this fails */ | |
5155 | cxgb4_debugfs_root = debugfs_create_dir(KBUILD_MODNAME, NULL); | |
5156 | if (!cxgb4_debugfs_root) | |
428ac43f | 5157 | pr_warn("could not create debugfs entry, continuing\n"); |
b8ff05a9 DM |
5158 | |
5159 | ret = pci_register_driver(&cxgb4_driver); | |
29aaee65 | 5160 | if (ret < 0) |
b8ff05a9 | 5161 | debugfs_remove(cxgb4_debugfs_root); |
01bcca68 | 5162 | |
1bb60376 | 5163 | #if IS_ENABLED(CONFIG_IPV6) |
b5a02f50 AB |
5164 | if (!inet6addr_registered) { |
5165 | register_inet6addr_notifier(&cxgb4_inet6addr_notifier); | |
5166 | inet6addr_registered = true; | |
5167 | } | |
1bb60376 | 5168 | #endif |
01bcca68 | 5169 | |
b8ff05a9 DM |
5170 | return ret; |
5171 | } | |
5172 | ||
5173 | static void __exit cxgb4_cleanup_module(void) | |
5174 | { | |
1bb60376 | 5175 | #if IS_ENABLED(CONFIG_IPV6) |
1793c798 | 5176 | if (inet6addr_registered) { |
b5a02f50 AB |
5177 | unregister_inet6addr_notifier(&cxgb4_inet6addr_notifier); |
5178 | inet6addr_registered = false; | |
5179 | } | |
1bb60376 | 5180 | #endif |
b8ff05a9 DM |
5181 | pci_unregister_driver(&cxgb4_driver); |
5182 | debugfs_remove(cxgb4_debugfs_root); /* NULL ok */ | |
5183 | } | |
5184 | ||
5185 | module_init(cxgb4_init_module); | |
5186 | module_exit(cxgb4_cleanup_module); |