projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
sctp: Add RCU protection to assoc->transport_addr_list
[deliverable/linux.git] / drivers / net / ethernet / cisco / enic / enic_main.c
CommitLineData
01f2e4ea 1/*
29046f9b 2 * Copyright 2008-2010 Cisco Systems, Inc. All rights reserved.
01f2e4ea
SF		 3 * Copyright 2007 Nuova Systems, Inc. All rights reserved.
4 *
5 * This program is free software; you may redistribute it and/or modify
6 * it under the terms of the GNU General Public License as published by
7 * the Free Software Foundation; version 2 of the License.
8 *
9 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
10 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
11 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
12 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
13 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
14 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
15 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
16 * SOFTWARE.
17 *
18 */
19
20#include <linux/module.h>
21#include <linux/kernel.h>
22#include <linux/string.h>
23#include <linux/errno.h>
24#include <linux/types.h>
25#include <linux/init.h>
a6b7a407 26#include <linux/interrupt.h>
01f2e4ea
SF		 27#include <linux/workqueue.h>
28#include <linux/pci.h>
29#include <linux/netdevice.h>
30#include <linux/etherdevice.h>
01789349 31#include <linux/if.h>
01f2e4ea
SF		 32#include <linux/if_ether.h>
33#include <linux/if_vlan.h>
34#include <linux/ethtool.h>
35#include <linux/in.h>
36#include <linux/ip.h>
37#include <linux/ipv6.h>
38#include <linux/tcp.h>
29046f9b 39#include <linux/rtnetlink.h>
70c71606 40#include <linux/prefetch.h>
b7c6bfb7 41#include <net/ip6_checksum.h>
01f2e4ea
SF		 42
43#include "cq_enet_desc.h"
44#include "vnic_dev.h"
45#include "vnic_intr.h"
46#include "vnic_stats.h"
f8bd9091 47#include "vnic_vic.h"
01f2e4ea
SF		 48#include "enic_res.h"
49#include "enic.h"
51987461 50#include "enic_dev.h"
b3abfbd2 51#include "enic_pp.h"
01f2e4ea
SF		 52
53#define ENIC_NOTIFY_TIMER_PERIOD (2 * HZ)
ea0d7d91
SF		 54#define WQ_ENET_MAX_DESC_LEN (1 << WQ_ENET_LEN_BITS)
55#define MAX_TSO (1 << 16)
56#define ENIC_DESC_MAX_SPLITS (MAX_TSO / WQ_ENET_MAX_DESC_LEN + 1)
57
58#define PCI_DEVICE_ID_CISCO_VIC_ENET 0x0043 /* ethernet vnic */
f8bd9091 59#define PCI_DEVICE_ID_CISCO_VIC_ENET_DYN 0x0044 /* enet dynamic vnic */
3a4adef5 60#define PCI_DEVICE_ID_CISCO_VIC_ENET_VF 0x0071 /* enet SRIOV VF */
01f2e4ea
SF		 61
62/* Supported devices */
a3aa1884 63static DEFINE_PCI_DEVICE_TABLE(enic_id_table) = {
ea0d7d91 64 { PCI_VDEVICE(CISCO, PCI_DEVICE_ID_CISCO_VIC_ENET) },
f8bd9091 65 { PCI_VDEVICE(CISCO, PCI_DEVICE_ID_CISCO_VIC_ENET_DYN) },
3a4adef5 66 { PCI_VDEVICE(CISCO, PCI_DEVICE_ID_CISCO_VIC_ENET_VF) },
01f2e4ea
SF		 67 { 0, } /* end of table */
68};
69
70MODULE_DESCRIPTION(DRV_DESCRIPTION);
71MODULE_AUTHOR("Scott Feldman <scofeldm@cisco.com>");
72MODULE_LICENSE("GPL");
73MODULE_VERSION(DRV_VERSION);
74MODULE_DEVICE_TABLE(pci, enic_id_table);
75
76struct enic_stat {
77 char name[ETH_GSTRING_LEN];
78 unsigned int offset;
79};
80
81#define ENIC_TX_STAT(stat) \
82 { .name = #stat, .offset = offsetof(struct vnic_tx_stats, stat) / 8 }
83#define ENIC_RX_STAT(stat) \
84 { .name = #stat, .offset = offsetof(struct vnic_rx_stats, stat) / 8 }
85
86static const struct enic_stat enic_tx_stats[] = {
87 ENIC_TX_STAT(tx_frames_ok),
88 ENIC_TX_STAT(tx_unicast_frames_ok),
89 ENIC_TX_STAT(tx_multicast_frames_ok),
90 ENIC_TX_STAT(tx_broadcast_frames_ok),
91 ENIC_TX_STAT(tx_bytes_ok),
92 ENIC_TX_STAT(tx_unicast_bytes_ok),
93 ENIC_TX_STAT(tx_multicast_bytes_ok),
94 ENIC_TX_STAT(tx_broadcast_bytes_ok),
95 ENIC_TX_STAT(tx_drops),
96 ENIC_TX_STAT(tx_errors),
97 ENIC_TX_STAT(tx_tso),
98};
99
100static const struct enic_stat enic_rx_stats[] = {
101 ENIC_RX_STAT(rx_frames_ok),
102 ENIC_RX_STAT(rx_frames_total),
103 ENIC_RX_STAT(rx_unicast_frames_ok),
104 ENIC_RX_STAT(rx_multicast_frames_ok),
105 ENIC_RX_STAT(rx_broadcast_frames_ok),
106 ENIC_RX_STAT(rx_bytes_ok),
107 ENIC_RX_STAT(rx_unicast_bytes_ok),
108 ENIC_RX_STAT(rx_multicast_bytes_ok),
109 ENIC_RX_STAT(rx_broadcast_bytes_ok),
110 ENIC_RX_STAT(rx_drop),
111 ENIC_RX_STAT(rx_no_bufs),
112 ENIC_RX_STAT(rx_errors),
113 ENIC_RX_STAT(rx_rss),
114 ENIC_RX_STAT(rx_crc_errors),
115 ENIC_RX_STAT(rx_frames_64),
116 ENIC_RX_STAT(rx_frames_127),
117 ENIC_RX_STAT(rx_frames_255),
118 ENIC_RX_STAT(rx_frames_511),
119 ENIC_RX_STAT(rx_frames_1023),
120 ENIC_RX_STAT(rx_frames_1518),
121 ENIC_RX_STAT(rx_frames_to_max),
122};
123
124static const unsigned int enic_n_tx_stats = ARRAY_SIZE(enic_tx_stats);
125static const unsigned int enic_n_rx_stats = ARRAY_SIZE(enic_rx_stats);
126
3f192795 127int enic_is_dynamic(struct enic *enic)
f8bd9091
SF		 128{
129 return enic->pdev->device == PCI_DEVICE_ID_CISCO_VIC_ENET_DYN;
130}
131
8749b427
RP		 132int enic_sriov_enabled(struct enic *enic)
133{
134 return (enic->priv_flags & ENIC_SRIOV_ENABLED) ? 1 : 0;
135}
136
3a4adef5
RP		 137static int enic_is_sriov_vf(struct enic *enic)
138{
139 return enic->pdev->device == PCI_DEVICE_ID_CISCO_VIC_ENET_VF;
140}
141
889d13f5
RP		 142int enic_is_valid_vf(struct enic *enic, int vf)
143{
144#ifdef CONFIG_PCI_IOV
145 return vf >= 0 && vf < enic->num_vfs;
146#else
147 return 0;
148#endif
149}
150
717258ba
VK		 151static inline unsigned int enic_cq_rq(struct enic *enic, unsigned int rq)
152{
153 return rq;
154}
155
156static inline unsigned int enic_cq_wq(struct enic *enic, unsigned int wq)
157{
158 return enic->rq_count + wq;
159}
160
161static inline unsigned int enic_legacy_io_intr(void)
162{
163 return 0;
164}
165
166static inline unsigned int enic_legacy_err_intr(void)
167{
168 return 1;
169}
170
171static inline unsigned int enic_legacy_notify_intr(void)
172{
173 return 2;
174}
175
176static inline unsigned int enic_msix_rq_intr(struct enic *enic, unsigned int rq)
177{
7d260ec2 178 return enic->cq[enic_cq_rq(enic, rq)].interrupt_offset;
717258ba
VK		 179}
180
181static inline unsigned int enic_msix_wq_intr(struct enic *enic, unsigned int wq)
182{
7d260ec2 183 return enic->cq[enic_cq_wq(enic, wq)].interrupt_offset;
717258ba
VK		 184}
185
186static inline unsigned int enic_msix_err_intr(struct enic *enic)
187{
188 return enic->rq_count + enic->wq_count;
189}
190
191static inline unsigned int enic_msix_notify_intr(struct enic *enic)
192{
193 return enic->rq_count + enic->wq_count + 1;
194}
195
01f2e4ea
SF		 196static int enic_get_settings(struct net_device *netdev,
197 struct ethtool_cmd *ecmd)
198{
199 struct enic *enic = netdev_priv(netdev);
200
201 ecmd->supported = (SUPPORTED_10000baseT_Full | SUPPORTED_FIBRE);
202 ecmd->advertising = (ADVERTISED_10000baseT_Full | ADVERTISED_FIBRE);
203 ecmd->port = PORT_FIBRE;
204 ecmd->transceiver = XCVR_EXTERNAL;
205
206 if (netif_carrier_ok(netdev)) {
70739497 207 ethtool_cmd_speed_set(ecmd, vnic_dev_port_speed(enic->vdev));
01f2e4ea
SF		 208 ecmd->duplex = DUPLEX_FULL;
209 } else {
70739497 210 ethtool_cmd_speed_set(ecmd, -1);
01f2e4ea
SF		 211 ecmd->duplex = -1;
212 }
213
214 ecmd->autoneg = AUTONEG_DISABLE;
215
216 return 0;
217}
218
219static void enic_get_drvinfo(struct net_device *netdev,
220 struct ethtool_drvinfo *drvinfo)
221{
222 struct enic *enic = netdev_priv(netdev);
223 struct vnic_devcmd_fw_info *fw_info;
224
383ab92f 225 enic_dev_fw_info(enic, &fw_info);
01f2e4ea 226
612a94d6
RJ		 227 strlcpy(drvinfo->driver, DRV_NAME, sizeof(drvinfo->driver));
228 strlcpy(drvinfo->version, DRV_VERSION, sizeof(drvinfo->version));
229 strlcpy(drvinfo->fw_version, fw_info->fw_version,
01f2e4ea 230 sizeof(drvinfo->fw_version));
612a94d6 231 strlcpy(drvinfo->bus_info, pci_name(enic->pdev),
01f2e4ea
SF		 232 sizeof(drvinfo->bus_info));
233}
234
235static void enic_get_strings(struct net_device *netdev, u32 stringset, u8 *data)
236{
237 unsigned int i;
238
239 switch (stringset) {
240 case ETH_SS_STATS:
241 for (i = 0; i < enic_n_tx_stats; i++) {
242 memcpy(data, enic_tx_stats[i].name, ETH_GSTRING_LEN);
243 data += ETH_GSTRING_LEN;
244 }
245 for (i = 0; i < enic_n_rx_stats; i++) {
246 memcpy(data, enic_rx_stats[i].name, ETH_GSTRING_LEN);
247 data += ETH_GSTRING_LEN;
248 }
249 break;
250 }
251}
252
25f0a061 253static int enic_get_sset_count(struct net_device *netdev, int sset)
01f2e4ea 254{
25f0a061
SF		 255 switch (sset) {
256 case ETH_SS_STATS:
257 return enic_n_tx_stats + enic_n_rx_stats;
258 default:
259 return -EOPNOTSUPP;
260 }
01f2e4ea
SF		 261}
262
263static void enic_get_ethtool_stats(struct net_device *netdev,
264 struct ethtool_stats *stats, u64 *data)
265{
266 struct enic *enic = netdev_priv(netdev);
267 struct vnic_stats *vstats;
268 unsigned int i;
269
383ab92f 270 enic_dev_stats_dump(enic, &vstats);
01f2e4ea
SF		 271
272 for (i = 0; i < enic_n_tx_stats; i++)
273 *(data++) = ((u64 *)&vstats->tx)[enic_tx_stats[i].offset];
274 for (i = 0; i < enic_n_rx_stats; i++)
275 *(data++) = ((u64 *)&vstats->rx)[enic_rx_stats[i].offset];
276}
277
01f2e4ea
SF		 278static u32 enic_get_msglevel(struct net_device *netdev)
279{
280 struct enic *enic = netdev_priv(netdev);
281 return enic->msg_enable;
282}
283
284static void enic_set_msglevel(struct net_device *netdev, u32 value)
285{
286 struct enic *enic = netdev_priv(netdev);
287 enic->msg_enable = value;
288}
289
7c844599
SF		 290static int enic_get_coalesce(struct net_device *netdev,
291 struct ethtool_coalesce *ecmd)
292{
293 struct enic *enic = netdev_priv(netdev);
294
295 ecmd->tx_coalesce_usecs = enic->tx_coalesce_usecs;
296 ecmd->rx_coalesce_usecs = enic->rx_coalesce_usecs;
297
298 return 0;
299}
300
301static int enic_set_coalesce(struct net_device *netdev,
302 struct ethtool_coalesce *ecmd)
303{
304 struct enic *enic = netdev_priv(netdev);
305 u32 tx_coalesce_usecs;
306 u32 rx_coalesce_usecs;
717258ba 307 unsigned int i, intr;
7c844599 308
ea7ea65a
VK		 309 tx_coalesce_usecs = min_t(u32, ecmd->tx_coalesce_usecs,
310 vnic_dev_get_intr_coal_timer_max(enic->vdev));
311 rx_coalesce_usecs = min_t(u32, ecmd->rx_coalesce_usecs,
312 vnic_dev_get_intr_coal_timer_max(enic->vdev));
7c844599
SF		 313
314 switch (vnic_dev_get_intr_mode(enic->vdev)) {
315 case VNIC_DEV_INTR_MODE_INTX:
316 if (tx_coalesce_usecs != rx_coalesce_usecs)
317 return -EINVAL;
318
717258ba
VK		 319 intr = enic_legacy_io_intr();
320 vnic_intr_coalescing_timer_set(&enic->intr[intr],
ea7ea65a 321 tx_coalesce_usecs);
7c844599
SF		 322 break;
323 case VNIC_DEV_INTR_MODE_MSI:
324 if (tx_coalesce_usecs != rx_coalesce_usecs)
325 return -EINVAL;
326
327 vnic_intr_coalescing_timer_set(&enic->intr[0],
ea7ea65a 328 tx_coalesce_usecs);
7c844599
SF		 329 break;
330 case VNIC_DEV_INTR_MODE_MSIX:
717258ba
VK		 331 for (i = 0; i < enic->wq_count; i++) {
332 intr = enic_msix_wq_intr(enic, i);
333 vnic_intr_coalescing_timer_set(&enic->intr[intr],
ea7ea65a 334 tx_coalesce_usecs);
717258ba
VK		 335 }
336
337 for (i = 0; i < enic->rq_count; i++) {
338 intr = enic_msix_rq_intr(enic, i);
339 vnic_intr_coalescing_timer_set(&enic->intr[intr],
ea7ea65a 340 rx_coalesce_usecs);
717258ba
VK		 341 }
342
7c844599
SF		 343 break;
344 default:
345 break;
346 }
347
348 enic->tx_coalesce_usecs = tx_coalesce_usecs;
349 enic->rx_coalesce_usecs = rx_coalesce_usecs;
350
351 return 0;
352}
353
0fc0b732 354static const struct ethtool_ops enic_ethtool_ops = {
01f2e4ea
SF		 355 .get_settings = enic_get_settings,
356 .get_drvinfo = enic_get_drvinfo,
357 .get_msglevel = enic_get_msglevel,
358 .set_msglevel = enic_set_msglevel,
359 .get_link = ethtool_op_get_link,
360 .get_strings = enic_get_strings,
25f0a061 361 .get_sset_count = enic_get_sset_count,
01f2e4ea 362 .get_ethtool_stats = enic_get_ethtool_stats,
7c844599
SF		 363 .get_coalesce = enic_get_coalesce,
364 .set_coalesce = enic_set_coalesce,
01f2e4ea
SF		 365};
366
367static void enic_free_wq_buf(struct vnic_wq *wq, struct vnic_wq_buf *buf)
368{
369 struct enic *enic = vnic_dev_priv(wq->vdev);
370
371 if (buf->sop)
372 pci_unmap_single(enic->pdev, buf->dma_addr,
373 buf->len, PCI_DMA_TODEVICE);
374 else
375 pci_unmap_page(enic->pdev, buf->dma_addr,
376 buf->len, PCI_DMA_TODEVICE);
377
378 if (buf->os_buf)
379 dev_kfree_skb_any(buf->os_buf);
380}
381
382static void enic_wq_free_buf(struct vnic_wq *wq,
383 struct cq_desc *cq_desc, struct vnic_wq_buf *buf, void *opaque)
384{
385 enic_free_wq_buf(wq, buf);
386}
387
388static int enic_wq_service(struct vnic_dev *vdev, struct cq_desc *cq_desc,
389 u8 type, u16 q_number, u16 completed_index, void *opaque)
390{
391 struct enic *enic = vnic_dev_priv(vdev);
392
393 spin_lock(&enic->wq_lock[q_number]);
394
395 vnic_wq_service(&enic->wq[q_number], cq_desc,
396 completed_index, enic_wq_free_buf,
397 opaque);
398
399 if (netif_queue_stopped(enic->netdev) &&
ea0d7d91
SF		 400 vnic_wq_desc_avail(&enic->wq[q_number]) >=
401 (MAX_SKB_FRAGS + ENIC_DESC_MAX_SPLITS))
01f2e4ea
SF		 402 netif_wake_queue(enic->netdev);
403
404 spin_unlock(&enic->wq_lock[q_number]);
405
406 return 0;
407}
408
409static void enic_log_q_error(struct enic *enic)
410{
411 unsigned int i;
412 u32 error_status;
413
414 for (i = 0; i < enic->wq_count; i++) {
415 error_status = vnic_wq_error_status(&enic->wq[i]);
416 if (error_status)
a7a79deb
VK		 417 netdev_err(enic->netdev, "WQ[%d] error_status %d\n",
418 i, error_status);
01f2e4ea
SF		 419 }
420
421 for (i = 0; i < enic->rq_count; i++) {
422 error_status = vnic_rq_error_status(&enic->rq[i]);
423 if (error_status)
a7a79deb
VK		 424 netdev_err(enic->netdev, "RQ[%d] error_status %d\n",
425 i, error_status);
01f2e4ea
SF		 426 }
427}
428
383ab92f 429static void enic_msglvl_check(struct enic *enic)
01f2e4ea 430{
383ab92f 431 u32 msg_enable = vnic_dev_msg_lvl(enic->vdev);
01f2e4ea 432
383ab92f 433 if (msg_enable != enic->msg_enable) {
a7a79deb
VK		 434 netdev_info(enic->netdev, "msg lvl changed from 0x%x to 0x%x\n",
435 enic->msg_enable, msg_enable);
383ab92f 436 enic->msg_enable = msg_enable;
01f2e4ea
SF		 437 }
438}
439
440static void enic_mtu_check(struct enic *enic)
441{
442 u32 mtu = vnic_dev_mtu(enic->vdev);
a7a79deb 443 struct net_device *netdev = enic->netdev;
01f2e4ea 444
491598a4 445 if (mtu && mtu != enic->port_mtu) {
7c844599 446 enic->port_mtu = mtu;
7335903c 447 if (enic_is_dynamic(enic) || enic_is_sriov_vf(enic)) {
c97c894d
RP		 448 mtu = max_t(int, ENIC_MIN_MTU,
449 min_t(int, ENIC_MAX_MTU, mtu));
450 if (mtu != netdev->mtu)
451 schedule_work(&enic->change_mtu_work);
452 } else {
453 if (mtu < netdev->mtu)
454 netdev_warn(netdev,
455 "interface MTU (%d) set higher "
456 "than switch port MTU (%d)\n",
457 netdev->mtu, mtu);
458 }
01f2e4ea
SF		 459 }
460}
461
383ab92f 462static void enic_link_check(struct enic *enic)
01f2e4ea 463{
383ab92f
VK		 464 int link_status = vnic_dev_link_status(enic->vdev);
465 int carrier_ok = netif_carrier_ok(enic->netdev);
01f2e4ea 466
383ab92f 467 if (link_status && !carrier_ok) {
a7a79deb 468 netdev_info(enic->netdev, "Link UP\n");
383ab92f
VK		 469 netif_carrier_on(enic->netdev);
470 } else if (!link_status && carrier_ok) {
a7a79deb 471 netdev_info(enic->netdev, "Link DOWN\n");
383ab92f 472 netif_carrier_off(enic->netdev);
01f2e4ea
SF		 473 }
474}
475
476static void enic_notify_check(struct enic *enic)
477{
478 enic_msglvl_check(enic);
479 enic_mtu_check(enic);
480 enic_link_check(enic);
481}
482
483#define ENIC_TEST_INTR(pba, i) (pba & (1 << i))
484
485static irqreturn_t enic_isr_legacy(int irq, void *data)
486{
487 struct net_device *netdev = data;
488 struct enic *enic = netdev_priv(netdev);
717258ba
VK		 489 unsigned int io_intr = enic_legacy_io_intr();
490 unsigned int err_intr = enic_legacy_err_intr();
491 unsigned int notify_intr = enic_legacy_notify_intr();
01f2e4ea
SF		 492 u32 pba;
493
717258ba 494 vnic_intr_mask(&enic->intr[io_intr]);
01f2e4ea
SF		 495
496 pba = vnic_intr_legacy_pba(enic->legacy_pba);
497 if (!pba) {
717258ba 498 vnic_intr_unmask(&enic->intr[io_intr]);
01f2e4ea
SF		 499 return IRQ_NONE; /* not our interrupt */
500 }
501
717258ba
VK		 502 if (ENIC_TEST_INTR(pba, notify_intr)) {
503 vnic_intr_return_all_credits(&enic->intr[notify_intr]);
01f2e4ea 504 enic_notify_check(enic);
ed8af6b2 505 }
01f2e4ea 506
717258ba
VK		 507 if (ENIC_TEST_INTR(pba, err_intr)) {
508 vnic_intr_return_all_credits(&enic->intr[err_intr]);
01f2e4ea
SF		 509 enic_log_q_error(enic);
510 /* schedule recovery from WQ/RQ error */
511 schedule_work(&enic->reset);
512 return IRQ_HANDLED;
513 }
514
717258ba
VK		 515 if (ENIC_TEST_INTR(pba, io_intr)) {
516 if (napi_schedule_prep(&enic->napi[0]))
517 __napi_schedule(&enic->napi[0]);
01f2e4ea 518 } else {
717258ba 519 vnic_intr_unmask(&enic->intr[io_intr]);
01f2e4ea
SF		 520 }
521
522 return IRQ_HANDLED;
523}
524
525static irqreturn_t enic_isr_msi(int irq, void *data)
526{
527 struct enic *enic = data;
528
529 /* With MSI, there is no sharing of interrupts, so this is
530 * our interrupt and there is no need to ack it. The device
531 * is not providing per-vector masking, so the OS will not
532 * write to PCI config space to mask/unmask the interrupt.
533 * We're using mask_on_assertion for MSI, so the device
534 * automatically masks the interrupt when the interrupt is
535 * generated. Later, when exiting polling, the interrupt
536 * will be unmasked (see enic_poll).
537 *
538 * Also, the device uses the same PCIe Traffic Class (TC)
539 * for Memory Write data and MSI, so there are no ordering
540 * issues; the MSI will always arrive at the Root Complex
541 * _after_ corresponding Memory Writes (i.e. descriptor
542 * writes).
543 */
544
717258ba 545 napi_schedule(&enic->napi[0]);
01f2e4ea
SF		 546
547 return IRQ_HANDLED;
548}
549
550static irqreturn_t enic_isr_msix_rq(int irq, void *data)
551{
717258ba 552 struct napi_struct *napi = data;
01f2e4ea
SF		 553
554 /* schedule NAPI polling for RQ cleanup */
717258ba 555 napi_schedule(napi);
01f2e4ea
SF		 556
557 return IRQ_HANDLED;
558}
559
560static irqreturn_t enic_isr_msix_wq(int irq, void *data)
561{
562 struct enic *enic = data;
717258ba
VK		 563 unsigned int cq = enic_cq_wq(enic, 0);
564 unsigned int intr = enic_msix_wq_intr(enic, 0);
01f2e4ea
SF		 565 unsigned int wq_work_to_do = -1; /* no limit */
566 unsigned int wq_work_done;
567
717258ba 568 wq_work_done = vnic_cq_service(&enic->cq[cq],
01f2e4ea
SF		 569 wq_work_to_do, enic_wq_service, NULL);
570
717258ba 571 vnic_intr_return_credits(&enic->intr[intr],
01f2e4ea
SF		 572 wq_work_done,
573 1 /* unmask intr */,
574 1 /* reset intr timer */);
575
576 return IRQ_HANDLED;
577}
578
579static irqreturn_t enic_isr_msix_err(int irq, void *data)
580{
581 struct enic *enic = data;
717258ba 582 unsigned int intr = enic_msix_err_intr(enic);
01f2e4ea 583
717258ba 584 vnic_intr_return_all_credits(&enic->intr[intr]);
ed8af6b2 585
01f2e4ea
SF		 586 enic_log_q_error(enic);
587
588 /* schedule recovery from WQ/RQ error */
589 schedule_work(&enic->reset);
590
591 return IRQ_HANDLED;
592}
593
594static irqreturn_t enic_isr_msix_notify(int irq, void *data)
595{
596 struct enic *enic = data;
717258ba 597 unsigned int intr = enic_msix_notify_intr(enic);
01f2e4ea 598
717258ba 599 vnic_intr_return_all_credits(&enic->intr[intr]);
01f2e4ea 600 enic_notify_check(enic);
01f2e4ea
SF		 601
602 return IRQ_HANDLED;
603}
604
605static inline void enic_queue_wq_skb_cont(struct enic *enic,
606 struct vnic_wq *wq, struct sk_buff *skb,
1825aca6 607 unsigned int len_left, int loopback)
01f2e4ea 608{
9e903e08 609 const skb_frag_t *frag;
01f2e4ea
SF		 610
611 /* Queue additional data fragments */
612 for (frag = skb_shinfo(skb)->frags; len_left; frag++) {
9e903e08 613 len_left -= skb_frag_size(frag);
01f2e4ea 614 enic_queue_wq_desc_cont(wq, skb,
4bf5adbf 615 skb_frag_dma_map(&enic->pdev->dev,
9e903e08 616 frag, 0, skb_frag_size(frag),
5d6bcdfe 617 DMA_TO_DEVICE),
9e903e08 618 skb_frag_size(frag),
1825aca6
VK		 619 (len_left == 0), /* EOP? */
620 loopback);
01f2e4ea
SF		 621 }
622}
623
624static inline void enic_queue_wq_skb_vlan(struct enic *enic,
625 struct vnic_wq *wq, struct sk_buff *skb,
1825aca6 626 int vlan_tag_insert, unsigned int vlan_tag, int loopback)
01f2e4ea
SF		 627{
628 unsigned int head_len = skb_headlen(skb);
629 unsigned int len_left = skb->len - head_len;
630 int eop = (len_left == 0);
631
ea0d7d91
SF		 632 /* Queue the main skb fragment. The fragments are no larger
633 * than max MTU(9000)+ETH_HDR_LEN(14) bytes, which is less
634 * than WQ_ENET_MAX_DESC_LEN length. So only one descriptor
635 * per fragment is queued.
636 */
01f2e4ea
SF		 637 enic_queue_wq_desc(wq, skb,
638 pci_map_single(enic->pdev, skb->data,
639 head_len, PCI_DMA_TODEVICE),
640 head_len,
641 vlan_tag_insert, vlan_tag,
1825aca6 642 eop, loopback);
01f2e4ea
SF		 643
644 if (!eop)
1825aca6 645 enic_queue_wq_skb_cont(enic, wq, skb, len_left, loopback);
01f2e4ea
SF		 646}
647
648static inline void enic_queue_wq_skb_csum_l4(struct enic *enic,
649 struct vnic_wq *wq, struct sk_buff *skb,
1825aca6 650 int vlan_tag_insert, unsigned int vlan_tag, int loopback)
01f2e4ea
SF		 651{
652 unsigned int head_len = skb_headlen(skb);
653 unsigned int len_left = skb->len - head_len;
0d0b1672 654 unsigned int hdr_len = skb_checksum_start_offset(skb);
01f2e4ea
SF		 655 unsigned int csum_offset = hdr_len + skb->csum_offset;
656 int eop = (len_left == 0);
657
ea0d7d91
SF		 658 /* Queue the main skb fragment. The fragments are no larger
659 * than max MTU(9000)+ETH_HDR_LEN(14) bytes, which is less
660 * than WQ_ENET_MAX_DESC_LEN length. So only one descriptor
661 * per fragment is queued.
662 */
01f2e4ea
SF		 663 enic_queue_wq_desc_csum_l4(wq, skb,
664 pci_map_single(enic->pdev, skb->data,
665 head_len, PCI_DMA_TODEVICE),
666 head_len,
667 csum_offset,
668 hdr_len,
669 vlan_tag_insert, vlan_tag,
1825aca6 670 eop, loopback);
01f2e4ea
SF		 671
672 if (!eop)
1825aca6 673 enic_queue_wq_skb_cont(enic, wq, skb, len_left, loopback);
01f2e4ea
SF		 674}
675
676static inline void enic_queue_wq_skb_tso(struct enic *enic,
677 struct vnic_wq *wq, struct sk_buff *skb, unsigned int mss,
1825aca6 678 int vlan_tag_insert, unsigned int vlan_tag, int loopback)
01f2e4ea 679{
ea0d7d91
SF		 680 unsigned int frag_len_left = skb_headlen(skb);
681 unsigned int len_left = skb->len - frag_len_left;
01f2e4ea
SF		 682 unsigned int hdr_len = skb_transport_offset(skb) + tcp_hdrlen(skb);
683 int eop = (len_left == 0);
ea0d7d91
SF		 684 unsigned int len;
685 dma_addr_t dma_addr;
686 unsigned int offset = 0;
687 skb_frag_t *frag;
01f2e4ea
SF		 688
689 /* Preload TCP csum field with IP pseudo hdr calculated
690 * with IP length set to zero. HW will later add in length
691 * to each TCP segment resulting from the TSO.
692 */
693
09640e63 694 if (skb->protocol == cpu_to_be16(ETH_P_IP)) {
01f2e4ea
SF		 695 ip_hdr(skb)->check = 0;
696 tcp_hdr(skb)->check = ~csum_tcpudp_magic(ip_hdr(skb)->saddr,
697 ip_hdr(skb)->daddr, 0, IPPROTO_TCP, 0);
09640e63 698 } else if (skb->protocol == cpu_to_be16(ETH_P_IPV6)) {
01f2e4ea
SF		 699 tcp_hdr(skb)->check = ~csum_ipv6_magic(&ipv6_hdr(skb)->saddr,
700 &ipv6_hdr(skb)->daddr, 0, IPPROTO_TCP, 0);
701 }
702
ea0d7d91
SF		 703 /* Queue WQ_ENET_MAX_DESC_LEN length descriptors
704 * for the main skb fragment
705 */
706 while (frag_len_left) {
707 len = min(frag_len_left, (unsigned int)WQ_ENET_MAX_DESC_LEN);
708 dma_addr = pci_map_single(enic->pdev, skb->data + offset,
709 len, PCI_DMA_TODEVICE);
710 enic_queue_wq_desc_tso(wq, skb,
711 dma_addr,
712 len,
713 mss, hdr_len,
714 vlan_tag_insert, vlan_tag,
1825aca6 715 eop && (len == frag_len_left), loopback);
ea0d7d91
SF		 716 frag_len_left -= len;
717 offset += len;
718 }
01f2e4ea 719
ea0d7d91
SF		 720 if (eop)
721 return;
722
723 /* Queue WQ_ENET_MAX_DESC_LEN length descriptors
724 * for additional data fragments
725 */
726 for (frag = skb_shinfo(skb)->frags; len_left; frag++) {
9e903e08
ED		 727 len_left -= skb_frag_size(frag);
728 frag_len_left = skb_frag_size(frag);
4bf5adbf 729 offset = 0;
ea0d7d91
SF		 730
731 while (frag_len_left) {
732 len = min(frag_len_left,
733 (unsigned int)WQ_ENET_MAX_DESC_LEN);
4bf5adbf
IC		 734 dma_addr = skb_frag_dma_map(&enic->pdev->dev, frag,
735 offset, len,
5d6bcdfe 736 DMA_TO_DEVICE);
ea0d7d91
SF		 737 enic_queue_wq_desc_cont(wq, skb,
738 dma_addr,
739 len,
740 (len_left == 0) &&
1825aca6
VK		 741 (len == frag_len_left), /* EOP? */
742 loopback);
ea0d7d91
SF		 743 frag_len_left -= len;
744 offset += len;
745 }
746 }
01f2e4ea
SF		 747}
748
749static inline void enic_queue_wq_skb(struct enic *enic,
750 struct vnic_wq *wq, struct sk_buff *skb)
751{
752 unsigned int mss = skb_shinfo(skb)->gso_size;
753 unsigned int vlan_tag = 0;
754 int vlan_tag_insert = 0;
1825aca6 755 int loopback = 0;
01f2e4ea 756
eab6d18d 757 if (vlan_tx_tag_present(skb)) {
01f2e4ea
SF		 758 /* VLAN tag from trunking driver */
759 vlan_tag_insert = 1;
760 vlan_tag = vlan_tx_tag_get(skb);
1825aca6
VK		 761 } else if (enic->loop_enable) {
762 vlan_tag = enic->loop_tag;
763 loopback = 1;
01f2e4ea
SF		 764 }
765
766 if (mss)
767 enic_queue_wq_skb_tso(enic, wq, skb, mss,
1825aca6 768 vlan_tag_insert, vlan_tag, loopback);
01f2e4ea
SF		 769 else if (skb->ip_summed == CHECKSUM_PARTIAL)
770 enic_queue_wq_skb_csum_l4(enic, wq, skb,
1825aca6 771 vlan_tag_insert, vlan_tag, loopback);
01f2e4ea
SF		 772 else
773 enic_queue_wq_skb_vlan(enic, wq, skb,
1825aca6 774 vlan_tag_insert, vlan_tag, loopback);
01f2e4ea
SF		 775}
776
ed8af6b2 777/* netif_tx_lock held, process context with BHs disabled, or BH */
61357325 778static netdev_tx_t enic_hard_start_xmit(struct sk_buff *skb,
d87fd25d 779 struct net_device *netdev)
01f2e4ea
SF		 780{
781 struct enic *enic = netdev_priv(netdev);
782 struct vnic_wq *wq = &enic->wq[0];
783 unsigned long flags;
784
785 if (skb->len <= 0) {
786 dev_kfree_skb(skb);
787 return NETDEV_TX_OK;
788 }
789
790 /* Non-TSO sends must fit within ENIC_NON_TSO_MAX_DESC descs,
791 * which is very likely. In the off chance it's going to take
792 * more than * ENIC_NON_TSO_MAX_DESC, linearize the skb.
793 */
794
795 if (skb_shinfo(skb)->gso_size == 0 &&
796 skb_shinfo(skb)->nr_frags + 1 > ENIC_NON_TSO_MAX_DESC &&
797 skb_linearize(skb)) {
798 dev_kfree_skb(skb);
799 return NETDEV_TX_OK;
800 }
801
802 spin_lock_irqsave(&enic->wq_lock[0], flags);
803
ea0d7d91
SF		 804 if (vnic_wq_desc_avail(wq) <
805 skb_shinfo(skb)->nr_frags + ENIC_DESC_MAX_SPLITS) {
01f2e4ea
SF		 806 netif_stop_queue(netdev);
807 /* This is a hard error, log it */
a7a79deb 808 netdev_err(netdev, "BUG! Tx ring full when queue awake!\n");
01f2e4ea
SF		 809 spin_unlock_irqrestore(&enic->wq_lock[0], flags);
810 return NETDEV_TX_BUSY;
811 }
812
813 enic_queue_wq_skb(enic, wq, skb);
814
ea0d7d91 815 if (vnic_wq_desc_avail(wq) < MAX_SKB_FRAGS + ENIC_DESC_MAX_SPLITS)
01f2e4ea
SF		 816 netif_stop_queue(netdev);
817
01f2e4ea
SF		 818 spin_unlock_irqrestore(&enic->wq_lock[0], flags);
819
820 return NETDEV_TX_OK;
821}
822
823/* dev_base_lock rwlock held, nominally process context */
f20530bc 824static struct rtnl_link_stats64 *enic_get_stats(struct net_device *netdev,
825 struct rtnl_link_stats64 *net_stats)
01f2e4ea
SF		 826{
827 struct enic *enic = netdev_priv(netdev);
828 struct vnic_stats *stats;
829
383ab92f 830 enic_dev_stats_dump(enic, &stats);
01f2e4ea 831
25f0a061
SF		 832 net_stats->tx_packets = stats->tx.tx_frames_ok;
833 net_stats->tx_bytes = stats->tx.tx_bytes_ok;
834 net_stats->tx_errors = stats->tx.tx_errors;
835 net_stats->tx_dropped = stats->tx.tx_drops;
01f2e4ea 836
25f0a061
SF		 837 net_stats->rx_packets = stats->rx.rx_frames_ok;
838 net_stats->rx_bytes = stats->rx.rx_bytes_ok;
839 net_stats->rx_errors = stats->rx.rx_errors;
840 net_stats->multicast = stats->rx.rx_multicast_frames_ok;
350991e1 841 net_stats->rx_over_errors = enic->rq_truncated_pkts;
bd9fb1a4 842 net_stats->rx_crc_errors = enic->rq_bad_fcs;
350991e1 843 net_stats->rx_dropped = stats->rx.rx_no_bufs + stats->rx.rx_drop;
01f2e4ea 844
25f0a061 845 return net_stats;
01f2e4ea
SF		 846}
847
b3abfbd2 848void enic_reset_addr_lists(struct enic *enic)
01f2e4ea
SF		 849{
850 enic->mc_count = 0;
e0afe53f 851 enic->uc_count = 0;
99ef5639 852 enic->flags = 0;
01f2e4ea
SF		 853}
854
855static int enic_set_mac_addr(struct net_device *netdev, char *addr)
856{
f8bd9091
SF		 857 struct enic *enic = netdev_priv(netdev);
858
7335903c 859 if (enic_is_dynamic(enic) || enic_is_sriov_vf(enic)) {
f8bd9091
SF		 860 if (!is_valid_ether_addr(addr) && !is_zero_ether_addr(addr))
861 return -EADDRNOTAVAIL;
862 } else {
863 if (!is_valid_ether_addr(addr))
864 return -EADDRNOTAVAIL;
865 }
01f2e4ea
SF		 866
867 memcpy(netdev->dev_addr, addr, netdev->addr_len);
da194316 868 netdev->addr_assign_type &= ~NET_ADDR_RANDOM;
01f2e4ea
SF		 869
870 return 0;
871}
872
f8bd9091
SF		 873static int enic_set_mac_address_dynamic(struct net_device *netdev, void *p)
874{
875 struct enic *enic = netdev_priv(netdev);
876 struct sockaddr *saddr = p;
877 char *addr = saddr->sa_data;
878 int err;
879
880 if (netif_running(enic->netdev)) {
881 err = enic_dev_del_station_addr(enic);
882 if (err)
883 return err;
884 }
885
886 err = enic_set_mac_addr(netdev, addr);
887 if (err)
888 return err;
889
890 if (netif_running(enic->netdev)) {
891 err = enic_dev_add_station_addr(enic);
892 if (err)
893 return err;
894 }
895
896 return err;
897}
898
899static int enic_set_mac_address(struct net_device *netdev, void *p)
900{
294dab25 901 struct sockaddr *saddr = p;
c76fd32d
VK		 902 char *addr = saddr->sa_data;
903 struct enic *enic = netdev_priv(netdev);
904 int err;
905
906 err = enic_dev_del_station_addr(enic);
907 if (err)
908 return err;
909
910 err = enic_set_mac_addr(netdev, addr);
911 if (err)
912 return err;
294dab25 913
c76fd32d 914 return enic_dev_add_station_addr(enic);
f8bd9091
SF		 915}
916
e0afe53f 917static void enic_update_multicast_addr_list(struct enic *enic)
01f2e4ea 918{
319d7e84 919 struct net_device *netdev = enic->netdev;
22bedad3 920 struct netdev_hw_addr *ha;
4cd24eaf 921 unsigned int mc_count = netdev_mc_count(netdev);
01f2e4ea 922 u8 mc_addr[ENIC_MULTICAST_PERFECT_FILTERS][ETH_ALEN];
01f2e4ea
SF		 923 unsigned int i, j;
924
319d7e84
RP		 925 if (mc_count > ENIC_MULTICAST_PERFECT_FILTERS) {
926 netdev_warn(netdev, "Registering only %d out of %d "
927 "multicast addresses\n",
928 ENIC_MULTICAST_PERFECT_FILTERS, mc_count);
01f2e4ea 929 mc_count = ENIC_MULTICAST_PERFECT_FILTERS;
9959a185 930 }
01f2e4ea
SF		 931
932 /* Is there an easier way? Trying to minimize to
933 * calls to add/del multicast addrs. We keep the
934 * addrs from the last call in enic->mc_addr and
935 * look for changes to add/del.
936 */
937
48e2f183 938 i = 0;
22bedad3 939 netdev_for_each_mc_addr(ha, netdev) {
48e2f183
JP		 940 if (i == mc_count)
941 break;
22bedad3 942 memcpy(mc_addr[i++], ha->addr, ETH_ALEN);
01f2e4ea
SF		 943 }
944
945 for (i = 0; i < enic->mc_count; i++) {
946 for (j = 0; j < mc_count; j++)
2e42e474 947 if (ether_addr_equal(enic->mc_addr[i], mc_addr[j]))
01f2e4ea
SF		 948 break;
949 if (j == mc_count)
319d7e84 950 enic_dev_del_addr(enic, enic->mc_addr[i]);
01f2e4ea
SF		 951 }
952
953 for (i = 0; i < mc_count; i++) {
954 for (j = 0; j < enic->mc_count; j++)
2e42e474 955 if (ether_addr_equal(mc_addr[i], enic->mc_addr[j]))
01f2e4ea
SF		 956 break;
957 if (j == enic->mc_count)
319d7e84 958 enic_dev_add_addr(enic, mc_addr[i]);
01f2e4ea
SF		 959 }
960
961 /* Save the list to compare against next time
962 */
963
964 for (i = 0; i < mc_count; i++)
965 memcpy(enic->mc_addr[i], mc_addr[i], ETH_ALEN);
966
967 enic->mc_count = mc_count;
01f2e4ea
SF		 968}
969
e0afe53f 970static void enic_update_unicast_addr_list(struct enic *enic)
319d7e84
RP		 971{
972 struct net_device *netdev = enic->netdev;
973 struct netdev_hw_addr *ha;
974 unsigned int uc_count = netdev_uc_count(netdev);
975 u8 uc_addr[ENIC_UNICAST_PERFECT_FILTERS][ETH_ALEN];
976 unsigned int i, j;
977
978 if (uc_count > ENIC_UNICAST_PERFECT_FILTERS) {
979 netdev_warn(netdev, "Registering only %d out of %d "
980 "unicast addresses\n",
981 ENIC_UNICAST_PERFECT_FILTERS, uc_count);
982 uc_count = ENIC_UNICAST_PERFECT_FILTERS;
983 }
984
985 /* Is there an easier way? Trying to minimize to
986 * calls to add/del unicast addrs. We keep the
987 * addrs from the last call in enic->uc_addr and
988 * look for changes to add/del.
989 */
990
991 i = 0;
992 netdev_for_each_uc_addr(ha, netdev) {
993 if (i == uc_count)
994 break;
995 memcpy(uc_addr[i++], ha->addr, ETH_ALEN);
996 }
997
998 for (i = 0; i < enic->uc_count; i++) {
999 for (j = 0; j < uc_count; j++)
2e42e474 1000 if (ether_addr_equal(enic->uc_addr[i], uc_addr[j]))
319d7e84
RP		 1001 break;
1002 if (j == uc_count)
1003 enic_dev_del_addr(enic, enic->uc_addr[i]);
1004 }
1005
1006 for (i = 0; i < uc_count; i++) {
1007 for (j = 0; j < enic->uc_count; j++)
2e42e474 1008 if (ether_addr_equal(uc_addr[i], enic->uc_addr[j]))
319d7e84
RP		 1009 break;
1010 if (j == enic->uc_count)
1011 enic_dev_add_addr(enic, uc_addr[i]);
1012 }
1013
1014 /* Save the list to compare against next time
1015 */
1016
1017 for (i = 0; i < uc_count; i++)
1018 memcpy(enic->uc_addr[i], uc_addr[i], ETH_ALEN);
1019
1020 enic->uc_count = uc_count;
1021}
1022
1023/* netif_tx_lock held, BHs disabled */
1024static void enic_set_rx_mode(struct net_device *netdev)
1025{
1026 struct enic *enic = netdev_priv(netdev);
1027 int directed = 1;
1028 int multicast = (netdev->flags & IFF_MULTICAST) ? 1 : 0;
1029 int broadcast = (netdev->flags & IFF_BROADCAST) ? 1 : 0;
1030 int promisc = (netdev->flags & IFF_PROMISC) ||
1031 netdev_uc_count(netdev) > ENIC_UNICAST_PERFECT_FILTERS;
1032 int allmulti = (netdev->flags & IFF_ALLMULTI) ||
1033 netdev_mc_count(netdev) > ENIC_MULTICAST_PERFECT_FILTERS;
1034 unsigned int flags = netdev->flags |
1035 (allmulti ? IFF_ALLMULTI : 0) |
1036 (promisc ? IFF_PROMISC : 0);
1037
1038 if (enic->flags != flags) {
1039 enic->flags = flags;
1040 enic_dev_packet_filter(enic, directed,
1041 multicast, broadcast, promisc, allmulti);
1042 }
1043
1044 if (!promisc) {
e0afe53f 1045 enic_update_unicast_addr_list(enic);
319d7e84 1046 if (!allmulti)
e0afe53f 1047 enic_update_multicast_addr_list(enic);
319d7e84
RP		 1048 }
1049}
1050
01f2e4ea
SF		 1051/* netif_tx_lock held, BHs disabled */
1052static void enic_tx_timeout(struct net_device *netdev)
1053{
1054 struct enic *enic = netdev_priv(netdev);
1055 schedule_work(&enic->reset);
1056}
1057
0b1c00fc
RP		 1058static int enic_set_vf_mac(struct net_device *netdev, int vf, u8 *mac)
1059{
1060 struct enic *enic = netdev_priv(netdev);
3f192795
RP		 1061 struct enic_port_profile *pp;
1062 int err;
0b1c00fc 1063
3f192795
RP		 1064 ENIC_PP_BY_INDEX(enic, vf, pp, &err);
1065 if (err)
1066 return err;
0b1c00fc 1067
b8622cbd 1068 if (is_valid_ether_addr(mac) || is_zero_ether_addr(mac)) {
b4765833
RP		 1069 if (vf == PORT_SELF_VF) {
1070 memcpy(pp->vf_mac, mac, ETH_ALEN);
1071 return 0;
1072 } else {
1073 /*
1074 * For sriov vf's set the mac in hw
1075 */
1076 ENIC_DEVCMD_PROXY_BY_INDEX(vf, err, enic,
1077 vnic_dev_set_mac_addr, mac);
1078 return enic_dev_status_to_errno(err);
1079 }
0b1c00fc
RP		 1080 } else
1081 return -EINVAL;
1082}
1083
f8bd9091
SF		 1084static int enic_set_vf_port(struct net_device *netdev, int vf,
1085 struct nlattr *port[])
1086{
1087 struct enic *enic = netdev_priv(netdev);
b3abfbd2 1088 struct enic_port_profile prev_pp;
3f192795 1089 struct enic_port_profile *pp;
b3abfbd2 1090 int err = 0, restore_pp = 1;
08f382eb 1091
3f192795
RP		 1092 ENIC_PP_BY_INDEX(enic, vf, pp, &err);
1093 if (err)
1094 return err;
08f382eb 1095
b3abfbd2
RP		 1096 if (!port[IFLA_PORT_REQUEST])
1097 return -EOPNOTSUPP;
1098
3f192795
RP		 1099 memcpy(&prev_pp, pp, sizeof(*enic->pp));
1100 memset(pp, 0, sizeof(*enic->pp));
b3abfbd2 1101
3f192795
RP		 1102 pp->set |= ENIC_SET_REQUEST;
1103 pp->request = nla_get_u8(port[IFLA_PORT_REQUEST]);
08f382eb
SF		 1104
1105 if (port[IFLA_PORT_PROFILE]) {
3f192795
RP		 1106 pp->set |= ENIC_SET_NAME;
1107 memcpy(pp->name, nla_data(port[IFLA_PORT_PROFILE]),
08f382eb
SF		 1108 PORT_PROFILE_MAX);
1109 }
1110
1111 if (port[IFLA_PORT_INSTANCE_UUID]) {
3f192795
RP		 1112 pp->set |= ENIC_SET_INSTANCE;
1113 memcpy(pp->instance_uuid,
08f382eb
SF		 1114 nla_data(port[IFLA_PORT_INSTANCE_UUID]), PORT_UUID_MAX);
1115 }
1116
1117 if (port[IFLA_PORT_HOST_UUID]) {
3f192795
RP		 1118 pp->set |= ENIC_SET_HOST;
1119 memcpy(pp->host_uuid,
08f382eb
SF		 1120 nla_data(port[IFLA_PORT_HOST_UUID]), PORT_UUID_MAX);
1121 }
f8bd9091 1122
b4765833
RP		 1123 if (vf == PORT_SELF_VF) {
1124 /* Special case handling: mac came from IFLA_VF_MAC */
1125 if (!is_zero_ether_addr(prev_pp.vf_mac))
1126 memcpy(pp->mac_addr, prev_pp.vf_mac, ETH_ALEN);
418c437d 1127
b4765833
RP		 1128 if (is_zero_ether_addr(netdev->dev_addr))
1129 eth_hw_addr_random(netdev);
1130 } else {
1131 /* SR-IOV VF: get mac from adapter */
1132 ENIC_DEVCMD_PROXY_BY_INDEX(vf, err, enic,
1133 vnic_dev_get_mac_addr, pp->mac_addr);
1134 if (err) {
1135 netdev_err(netdev, "Error getting mac for vf %d\n", vf);
1136 memcpy(pp, &prev_pp, sizeof(*pp));
1137 return enic_dev_status_to_errno(err);
1138 }
1139 }
f8bd9091 1140
3f192795 1141 err = enic_process_set_pp_request(enic, vf, &prev_pp, &restore_pp);
b3abfbd2
RP		 1142 if (err) {
1143 if (restore_pp) {
1144 /* Things are still the way they were: Implicit
1145 * DISASSOCIATE failed
1146 */
3f192795 1147 memcpy(pp, &prev_pp, sizeof(*pp));
b3abfbd2 1148 } else {
3f192795
RP		 1149 memset(pp, 0, sizeof(*pp));
1150 if (vf == PORT_SELF_VF)
1151 memset(netdev->dev_addr, 0, ETH_ALEN);
b3abfbd2
RP		 1152 }
1153 } else {
1154 /* Set flag to indicate that the port assoc/disassoc
1155 * request has been sent out to fw
1156 */
3f192795 1157 pp->set |= ENIC_PORT_REQUEST_APPLIED;
b3abfbd2
RP		 1158
1159 /* If DISASSOCIATE, clean up all assigned/saved macaddresses */
3f192795
RP		 1160 if (pp->request == PORT_REQUEST_DISASSOCIATE) {
1161 memset(pp->mac_addr, 0, ETH_ALEN);
1162 if (vf == PORT_SELF_VF)
1163 memset(netdev->dev_addr, 0, ETH_ALEN);
b3abfbd2
RP		 1164 }
1165 }
29639059 1166
b4765833
RP		 1167 if (vf == PORT_SELF_VF)
1168 memset(pp->vf_mac, 0, ETH_ALEN);
29639059 1169
29639059 1170 return err;
f8bd9091
SF		 1171}
1172
1173static int enic_get_vf_port(struct net_device *netdev, int vf,
1174 struct sk_buff *skb)
1175{
1176 struct enic *enic = netdev_priv(netdev);
f8bd9091 1177 u16 response = PORT_PROFILE_RESPONSE_SUCCESS;
3f192795 1178 struct enic_port_profile *pp;
b3abfbd2 1179 int err;
f8bd9091 1180
3f192795
RP		 1181 ENIC_PP_BY_INDEX(enic, vf, pp, &err);
1182 if (err)
1183 return err;
1184
1185 if (!(pp->set & ENIC_PORT_REQUEST_APPLIED))
08f382eb 1186 return -ENODATA;
f8bd9091 1187
3f192795 1188 err = enic_process_get_pp_request(enic, vf, pp->request, &response);
f8bd9091 1189 if (err)
b3abfbd2 1190 return err;
f8bd9091 1191
1a106de6
DM		 1192 if (nla_put_u16(skb, IFLA_PORT_REQUEST, pp->request) ||
1193 nla_put_u16(skb, IFLA_PORT_RESPONSE, response) ||
1194 ((pp->set & ENIC_SET_NAME) &&
1195 nla_put(skb, IFLA_PORT_PROFILE, PORT_PROFILE_MAX, pp->name)) ||
1196 ((pp->set & ENIC_SET_INSTANCE) &&
1197 nla_put(skb, IFLA_PORT_INSTANCE_UUID, PORT_UUID_MAX,
1198 pp->instance_uuid)) ||
1199 ((pp->set & ENIC_SET_HOST) &&
1200 nla_put(skb, IFLA_PORT_HOST_UUID, PORT_UUID_MAX, pp->host_uuid)))
1201 goto nla_put_failure;
f8bd9091
SF		 1202 return 0;
1203
1204nla_put_failure:
1205 return -EMSGSIZE;
1206}
1207
01f2e4ea
SF		 1208static void enic_free_rq_buf(struct vnic_rq *rq, struct vnic_rq_buf *buf)
1209{
1210 struct enic *enic = vnic_dev_priv(rq->vdev);
1211
1212 if (!buf->os_buf)
1213 return;
1214
1215 pci_unmap_single(enic->pdev, buf->dma_addr,
1216 buf->len, PCI_DMA_FROMDEVICE);
1217 dev_kfree_skb_any(buf->os_buf);
1218}
1219
01f2e4ea
SF		 1220static int enic_rq_alloc_buf(struct vnic_rq *rq)
1221{
1222 struct enic *enic = vnic_dev_priv(rq->vdev);
d19e22dc 1223 struct net_device *netdev = enic->netdev;
01f2e4ea 1224 struct sk_buff *skb;
1825aca6 1225 unsigned int len = netdev->mtu + VLAN_ETH_HLEN;
01f2e4ea
SF		 1226 unsigned int os_buf_index = 0;
1227 dma_addr_t dma_addr;
1228
89d71a66 1229 skb = netdev_alloc_skb_ip_align(netdev, len);
01f2e4ea
SF		 1230 if (!skb)
1231 return -ENOMEM;
1232
1233 dma_addr = pci_map_single(enic->pdev, skb->data,
1234 len, PCI_DMA_FROMDEVICE);
1235
1236 enic_queue_rq_desc(rq, skb, os_buf_index,
1237 dma_addr, len);
1238
1239 return 0;
1240}
1241
01f2e4ea
SF		 1242static void enic_rq_indicate_buf(struct vnic_rq *rq,
1243 struct cq_desc *cq_desc, struct vnic_rq_buf *buf,
1244 int skipped, void *opaque)
1245{
1246 struct enic *enic = vnic_dev_priv(rq->vdev);
86ca9db7 1247 struct net_device *netdev = enic->netdev;
01f2e4ea
SF		 1248 struct sk_buff *skb;
1249
1250 u8 type, color, eop, sop, ingress_port, vlan_stripped;
1251 u8 fcoe, fcoe_sof, fcoe_fc_crc_ok, fcoe_enc_error, fcoe_eof;
1252 u8 tcp_udp_csum_ok, udp, tcp, ipv4_csum_ok;
1253 u8 ipv6, ipv4, ipv4_fragment, fcs_ok, rss_type, csum_not_calc;
1254 u8 packet_error;
f8cac14a 1255 u16 q_number, completed_index, bytes_written, vlan_tci, checksum;
01f2e4ea
SF		 1256 u32 rss_hash;
1257
1258 if (skipped)
1259 return;
1260
1261 skb = buf->os_buf;
1262 prefetch(skb->data - NET_IP_ALIGN);
1263 pci_unmap_single(enic->pdev, buf->dma_addr,
1264 buf->len, PCI_DMA_FROMDEVICE);
1265
1266 cq_enet_rq_desc_dec((struct cq_enet_rq_desc *)cq_desc,
1267 &type, &color, &q_number, &completed_index,
1268 &ingress_port, &fcoe, &eop, &sop, &rss_type,
1269 &csum_not_calc, &rss_hash, &bytes_written,
f8cac14a 1270 &packet_error, &vlan_stripped, &vlan_tci, &checksum,
01f2e4ea
SF		 1271 &fcoe_sof, &fcoe_fc_crc_ok, &fcoe_enc_error,
1272 &fcoe_eof, &tcp_udp_csum_ok, &udp, &tcp,
1273 &ipv4_csum_ok, &ipv6, &ipv4, &ipv4_fragment,
1274 &fcs_ok);
1275
1276 if (packet_error) {
1277
350991e1
SF		 1278 if (!fcs_ok) {
1279 if (bytes_written > 0)
1280 enic->rq_bad_fcs++;
1281 else if (bytes_written == 0)
1282 enic->rq_truncated_pkts++;
1283 }
01f2e4ea
SF		 1284
1285 dev_kfree_skb_any(skb);
1286
1287 return;
1288 }
1289
1290 if (eop && bytes_written > 0) {
1291
1292 /* Good receive
1293 */
1294
1295 skb_put(skb, bytes_written);
86ca9db7 1296 skb->protocol = eth_type_trans(skb, netdev);
01f2e4ea 1297
5ec8f9b8 1298 if ((netdev->features & NETIF_F_RXCSUM) && !csum_not_calc) {
01f2e4ea
SF		 1299 skb->csum = htons(checksum);
1300 skb->ip_summed = CHECKSUM_COMPLETE;
1301 }
1302
6ede746b
JP		 1303 if (vlan_stripped)
1304 __vlan_hwaccel_put_tag(skb, vlan_tci);
01f2e4ea 1305
6ede746b
JP		 1306 if (netdev->features & NETIF_F_GRO)
1307 napi_gro_receive(&enic->napi[q_number], skb);
1308 else
1309 netif_receive_skb(skb);
01f2e4ea
SF		 1310 } else {
1311
1312 /* Buffer overflow
1313 */
1314
1315 dev_kfree_skb_any(skb);
1316 }
1317}
1318
1319static int enic_rq_service(struct vnic_dev *vdev, struct cq_desc *cq_desc,
1320 u8 type, u16 q_number, u16 completed_index, void *opaque)
1321{
1322 struct enic *enic = vnic_dev_priv(vdev);
1323
1324 vnic_rq_service(&enic->rq[q_number], cq_desc,
1325 completed_index, VNIC_RQ_RETURN_DESC,
1326 enic_rq_indicate_buf, opaque);
1327
1328 return 0;
1329}
1330
01f2e4ea
SF		 1331static int enic_poll(struct napi_struct *napi, int budget)
1332{
717258ba
VK		 1333 struct net_device *netdev = napi->dev;
1334 struct enic *enic = netdev_priv(netdev);
1335 unsigned int cq_rq = enic_cq_rq(enic, 0);
1336 unsigned int cq_wq = enic_cq_wq(enic, 0);
1337 unsigned int intr = enic_legacy_io_intr();
01f2e4ea
SF		 1338 unsigned int rq_work_to_do = budget;
1339 unsigned int wq_work_to_do = -1; /* no limit */
1340 unsigned int work_done, rq_work_done, wq_work_done;
2d6ddced 1341 int err;
01f2e4ea
SF		 1342
1343 /* Service RQ (first) and WQ
1344 */
1345
717258ba 1346 rq_work_done = vnic_cq_service(&enic->cq[cq_rq],
01f2e4ea
SF		 1347 rq_work_to_do, enic_rq_service, NULL);
1348
717258ba 1349 wq_work_done = vnic_cq_service(&enic->cq[cq_wq],
01f2e4ea
SF		 1350 wq_work_to_do, enic_wq_service, NULL);
1351
1352 /* Accumulate intr event credits for this polling
1353 * cycle. An intr event is the completion of a
1354 * a WQ or RQ packet.
1355 */
1356
1357 work_done = rq_work_done + wq_work_done;
1358
1359 if (work_done > 0)
717258ba 1360 vnic_intr_return_credits(&enic->intr[intr],
01f2e4ea
SF		 1361 work_done,
1362 0 /* don't unmask intr */,
1363 0 /* don't reset intr timer */);
1364
0eb26022 1365 err = vnic_rq_fill(&enic->rq[0], enic_rq_alloc_buf);
01f2e4ea 1366
2d6ddced
SF		 1367 /* Buffer allocation failed. Stay in polling
1368 * mode so we can try to fill the ring again.
1369 */
01f2e4ea 1370
2d6ddced
SF		 1371 if (err)
1372 rq_work_done = rq_work_to_do;
01f2e4ea 1373
2d6ddced 1374 if (rq_work_done < rq_work_to_do) {
01f2e4ea 1375
2d6ddced 1376 /* Some work done, but not enough to stay in polling,
88132f55 1377 * exit polling
01f2e4ea
SF		 1378 */
1379
288379f0 1380 napi_complete(napi);
717258ba 1381 vnic_intr_unmask(&enic->intr[intr]);
01f2e4ea
SF		 1382 }
1383
1384 return rq_work_done;
1385}
1386
1387static int enic_poll_msix(struct napi_struct *napi, int budget)
1388{
717258ba
VK		 1389 struct net_device *netdev = napi->dev;
1390 struct enic *enic = netdev_priv(netdev);
1391 unsigned int rq = (napi - &enic->napi[0]);
1392 unsigned int cq = enic_cq_rq(enic, rq);
1393 unsigned int intr = enic_msix_rq_intr(enic, rq);
01f2e4ea
SF		 1394 unsigned int work_to_do = budget;
1395 unsigned int work_done;
2d6ddced 1396 int err;
01f2e4ea
SF		 1397
1398 /* Service RQ
1399 */
1400
717258ba 1401 work_done = vnic_cq_service(&enic->cq[cq],
01f2e4ea
SF		 1402 work_to_do, enic_rq_service, NULL);
1403
2d6ddced
SF		 1404 /* Return intr event credits for this polling
1405 * cycle. An intr event is the completion of a
1406 * RQ packet.
1407 */
01f2e4ea 1408
2d6ddced 1409 if (work_done > 0)
717258ba 1410 vnic_intr_return_credits(&enic->intr[intr],
01f2e4ea
SF		 1411 work_done,
1412 0 /* don't unmask intr */,
1413 0 /* don't reset intr timer */);
01f2e4ea 1414
0eb26022 1415 err = vnic_rq_fill(&enic->rq[rq], enic_rq_alloc_buf);
2d6ddced
SF		 1416
1417 /* Buffer allocation failed. Stay in polling mode
1418 * so we can try to fill the ring again.
1419 */
1420
1421 if (err)
1422 work_done = work_to_do;
1423
1424 if (work_done < work_to_do) {
1425
1426 /* Some work done, but not enough to stay in polling,
88132f55 1427 * exit polling
01f2e4ea
SF		 1428 */
1429
288379f0 1430 napi_complete(napi);
717258ba 1431 vnic_intr_unmask(&enic->intr[intr]);
01f2e4ea
SF		 1432 }
1433
1434 return work_done;
1435}
1436
1437static void enic_notify_timer(unsigned long data)
1438{
1439 struct enic *enic = (struct enic *)data;
1440
1441 enic_notify_check(enic);
1442
25f0a061
SF		 1443 mod_timer(&enic->notify_timer,
1444 round_jiffies(jiffies + ENIC_NOTIFY_TIMER_PERIOD));
01f2e4ea
SF		 1445}
1446
1447static void enic_free_intr(struct enic *enic)
1448{
1449 struct net_device *netdev = enic->netdev;
1450 unsigned int i;
1451
1452 switch (vnic_dev_get_intr_mode(enic->vdev)) {
1453 case VNIC_DEV_INTR_MODE_INTX:
01f2e4ea
SF		 1454 free_irq(enic->pdev->irq, netdev);
1455 break;
8f4d248c
SF		 1456 case VNIC_DEV_INTR_MODE_MSI:
1457 free_irq(enic->pdev->irq, enic);
1458 break;
01f2e4ea
SF		 1459 case VNIC_DEV_INTR_MODE_MSIX:
1460 for (i = 0; i < ARRAY_SIZE(enic->msix); i++)
1461 if (enic->msix[i].requested)
1462 free_irq(enic->msix_entry[i].vector,
1463 enic->msix[i].devid);
1464 break;
1465 default:
1466 break;
1467 }
1468}
1469
1470static int enic_request_intr(struct enic *enic)
1471{
1472 struct net_device *netdev = enic->netdev;
717258ba 1473 unsigned int i, intr;
01f2e4ea
SF		 1474 int err = 0;
1475
1476 switch (vnic_dev_get_intr_mode(enic->vdev)) {
1477
1478 case VNIC_DEV_INTR_MODE_INTX:
1479
1480 err = request_irq(enic->pdev->irq, enic_isr_legacy,
1481 IRQF_SHARED, netdev->name, netdev);
1482 break;
1483
1484 case VNIC_DEV_INTR_MODE_MSI:
1485
1486 err = request_irq(enic->pdev->irq, enic_isr_msi,
1487 0, netdev->name, enic);
1488 break;
1489
1490 case VNIC_DEV_INTR_MODE_MSIX:
1491
717258ba
VK		 1492 for (i = 0; i < enic->rq_count; i++) {
1493 intr = enic_msix_rq_intr(enic, i);
1494 sprintf(enic->msix[intr].devname,
1495 "%.11s-rx-%d", netdev->name, i);
1496 enic->msix[intr].isr = enic_isr_msix_rq;
1497 enic->msix[intr].devid = &enic->napi[i];
1498 }
01f2e4ea 1499
717258ba
VK		 1500 for (i = 0; i < enic->wq_count; i++) {
1501 intr = enic_msix_wq_intr(enic, i);
1502 sprintf(enic->msix[intr].devname,
1503 "%.11s-tx-%d", netdev->name, i);
1504 enic->msix[intr].isr = enic_isr_msix_wq;
1505 enic->msix[intr].devid = enic;
1506 }
01f2e4ea 1507
717258ba
VK		 1508 intr = enic_msix_err_intr(enic);
1509 sprintf(enic->msix[intr].devname,
01f2e4ea 1510 "%.11s-err", netdev->name);
717258ba
VK		 1511 enic->msix[intr].isr = enic_isr_msix_err;
1512 enic->msix[intr].devid = enic;
01f2e4ea 1513
717258ba
VK		 1514 intr = enic_msix_notify_intr(enic);
1515 sprintf(enic->msix[intr].devname,
01f2e4ea 1516 "%.11s-notify", netdev->name);
717258ba
VK		 1517 enic->msix[intr].isr = enic_isr_msix_notify;
1518 enic->msix[intr].devid = enic;
1519
1520 for (i = 0; i < ARRAY_SIZE(enic->msix); i++)
1521 enic->msix[i].requested = 0;
01f2e4ea 1522
717258ba 1523 for (i = 0; i < enic->intr_count; i++) {
01f2e4ea
SF		 1524 err = request_irq(enic->msix_entry[i].vector,
1525 enic->msix[i].isr, 0,
1526 enic->msix[i].devname,
1527 enic->msix[i].devid);
1528 if (err) {
1529 enic_free_intr(enic);
1530 break;
1531 }
1532 enic->msix[i].requested = 1;
1533 }
1534
1535 break;
1536
1537 default:
1538 break;
1539 }
1540
1541 return err;
1542}
1543
b3d18d19
SF		 1544static void enic_synchronize_irqs(struct enic *enic)
1545{
1546 unsigned int i;
1547
1548 switch (vnic_dev_get_intr_mode(enic->vdev)) {
1549 case VNIC_DEV_INTR_MODE_INTX:
1550 case VNIC_DEV_INTR_MODE_MSI:
1551 synchronize_irq(enic->pdev->irq);
1552 break;
1553 case VNIC_DEV_INTR_MODE_MSIX:
1554 for (i = 0; i < enic->intr_count; i++)
1555 synchronize_irq(enic->msix_entry[i].vector);
1556 break;
1557 default:
1558 break;
1559 }
1560}
1561
383ab92f 1562static int enic_dev_notify_set(struct enic *enic)
01f2e4ea
SF		 1563{
1564 int err;
1565
56ac88b3 1566 spin_lock(&enic->devcmd_lock);
01f2e4ea
SF		 1567 switch (vnic_dev_get_intr_mode(enic->vdev)) {
1568 case VNIC_DEV_INTR_MODE_INTX:
717258ba
VK		 1569 err = vnic_dev_notify_set(enic->vdev,
1570 enic_legacy_notify_intr());
01f2e4ea
SF		 1571 break;
1572 case VNIC_DEV_INTR_MODE_MSIX:
717258ba
VK		 1573 err = vnic_dev_notify_set(enic->vdev,
1574 enic_msix_notify_intr(enic));
01f2e4ea
SF		 1575 break;
1576 default:
1577 err = vnic_dev_notify_set(enic->vdev, -1 /* no intr */);
1578 break;
1579 }
56ac88b3 1580 spin_unlock(&enic->devcmd_lock);
01f2e4ea
SF		 1581
1582 return err;
1583}
1584
1585static void enic_notify_timer_start(struct enic *enic)
1586{
1587 switch (vnic_dev_get_intr_mode(enic->vdev)) {
1588 case VNIC_DEV_INTR_MODE_MSI:
1589 mod_timer(&enic->notify_timer, jiffies);
1590 break;
1591 default:
1592 /* Using intr for notification for INTx/MSI-X */
1593 break;
6403eab1 1594 }
01f2e4ea
SF		 1595}
1596
1597/* rtnl lock is held, process context */
1598static int enic_open(struct net_device *netdev)
1599{
1600 struct enic *enic = netdev_priv(netdev);
1601 unsigned int i;
1602 int err;
1603
4b75a442
SF		 1604 err = enic_request_intr(enic);
1605 if (err) {
a7a79deb 1606 netdev_err(netdev, "Unable to request irq.\n");
4b75a442
SF		 1607 return err;
1608 }
1609
383ab92f 1610 err = enic_dev_notify_set(enic);
4b75a442 1611 if (err) {
a7a79deb
VK		 1612 netdev_err(netdev,
1613 "Failed to alloc notify buffer, aborting.\n");
4b75a442
SF		 1614 goto err_out_free_intr;
1615 }
1616
01f2e4ea 1617 for (i = 0; i < enic->rq_count; i++) {
0eb26022 1618 vnic_rq_fill(&enic->rq[i], enic_rq_alloc_buf);
2d6ddced
SF		 1619 /* Need at least one buffer on ring to get going */
1620 if (vnic_rq_desc_used(&enic->rq[i]) == 0) {
a7a79deb 1621 netdev_err(netdev, "Unable to alloc receive buffers\n");
2d6ddced 1622 err = -ENOMEM;
4b75a442 1623 goto err_out_notify_unset;
01f2e4ea
SF		 1624 }
1625 }
1626
1627 for (i = 0; i < enic->wq_count; i++)
1628 vnic_wq_enable(&enic->wq[i]);
1629 for (i = 0; i < enic->rq_count; i++)
1630 vnic_rq_enable(&enic->rq[i]);
1631
7335903c 1632 if (!enic_is_dynamic(enic) && !enic_is_sriov_vf(enic))
29639059 1633 enic_dev_add_station_addr(enic);
3f192795 1634
319d7e84 1635 enic_set_rx_mode(netdev);
01f2e4ea
SF		 1636
1637 netif_wake_queue(netdev);
717258ba
VK		 1638
1639 for (i = 0; i < enic->rq_count; i++)
1640 napi_enable(&enic->napi[i]);
1641
383ab92f 1642 enic_dev_enable(enic);
01f2e4ea
SF		 1643
1644 for (i = 0; i < enic->intr_count; i++)
1645 vnic_intr_unmask(&enic->intr[i]);
1646
1647 enic_notify_timer_start(enic);
1648
1649 return 0;
4b75a442
SF		 1650
1651err_out_notify_unset:
383ab92f 1652 enic_dev_notify_unset(enic);
4b75a442
SF		 1653err_out_free_intr:
1654 enic_free_intr(enic);
1655
1656 return err;
01f2e4ea
SF		 1657}
1658
1659/* rtnl lock is held, process context */
1660static int enic_stop(struct net_device *netdev)
1661{
1662 struct enic *enic = netdev_priv(netdev);
1663 unsigned int i;
1664 int err;
1665
29046f9b 1666 for (i = 0; i < enic->intr_count; i++) {
b3d18d19 1667 vnic_intr_mask(&enic->intr[i]);
29046f9b
VK		 1668 (void)vnic_intr_masked(&enic->intr[i]); /* flush write */
1669 }
b3d18d19
SF		 1670
1671 enic_synchronize_irqs(enic);
1672
01f2e4ea
SF		 1673 del_timer_sync(&enic->notify_timer);
1674
383ab92f 1675 enic_dev_disable(enic);
717258ba
VK		 1676
1677 for (i = 0; i < enic->rq_count; i++)
1678 napi_disable(&enic->napi[i]);
1679
b3d18d19
SF		 1680 netif_carrier_off(netdev);
1681 netif_tx_disable(netdev);
3f192795 1682
7335903c 1683 if (!enic_is_dynamic(enic) && !enic_is_sriov_vf(enic))
29639059 1684 enic_dev_del_station_addr(enic);
f8bd9091 1685
01f2e4ea
SF		 1686 for (i = 0; i < enic->wq_count; i++) {
1687 err = vnic_wq_disable(&enic->wq[i]);
1688 if (err)
1689 return err;
1690 }
1691 for (i = 0; i < enic->rq_count; i++) {
1692 err = vnic_rq_disable(&enic->rq[i]);
1693 if (err)
1694 return err;
1695 }
1696
383ab92f 1697 enic_dev_notify_unset(enic);
4b75a442
SF		 1698 enic_free_intr(enic);
1699
01f2e4ea
SF		 1700 for (i = 0; i < enic->wq_count; i++)
1701 vnic_wq_clean(&enic->wq[i], enic_free_wq_buf);
1702 for (i = 0; i < enic->rq_count; i++)
1703 vnic_rq_clean(&enic->rq[i], enic_free_rq_buf);
1704 for (i = 0; i < enic->cq_count; i++)
1705 vnic_cq_clean(&enic->cq[i]);
1706 for (i = 0; i < enic->intr_count; i++)
1707 vnic_intr_clean(&enic->intr[i]);
1708
1709 return 0;
1710}
1711
1712static int enic_change_mtu(struct net_device *netdev, int new_mtu)
1713{
1714 struct enic *enic = netdev_priv(netdev);
1715 int running = netif_running(netdev);
1716
25f0a061
SF		 1717 if (new_mtu < ENIC_MIN_MTU || new_mtu > ENIC_MAX_MTU)
1718 return -EINVAL;
1719
7335903c 1720 if (enic_is_dynamic(enic) || enic_is_sriov_vf(enic))
c97c894d
RP		 1721 return -EOPNOTSUPP;
1722
01f2e4ea
SF		 1723 if (running)
1724 enic_stop(netdev);
1725
01f2e4ea
SF		 1726 netdev->mtu = new_mtu;
1727
1728 if (netdev->mtu > enic->port_mtu)
a7a79deb
VK		 1729 netdev_warn(netdev,
1730 "interface MTU (%d) set higher than port MTU (%d)\n",
1731 netdev->mtu, enic->port_mtu);
01f2e4ea
SF		 1732
1733 if (running)
1734 enic_open(netdev);
1735
1736 return 0;
1737}
1738
c97c894d
RP		 1739static void enic_change_mtu_work(struct work_struct *work)
1740{
1741 struct enic *enic = container_of(work, struct enic, change_mtu_work);
1742 struct net_device *netdev = enic->netdev;
1743 int new_mtu = vnic_dev_mtu(enic->vdev);
1744 int err;
1745 unsigned int i;
1746
1747 new_mtu = max_t(int, ENIC_MIN_MTU, min_t(int, ENIC_MAX_MTU, new_mtu));
1748
1749 rtnl_lock();
1750
1751 /* Stop RQ */
1752 del_timer_sync(&enic->notify_timer);
1753
1754 for (i = 0; i < enic->rq_count; i++)
1755 napi_disable(&enic->napi[i]);
1756
1757 vnic_intr_mask(&enic->intr[0]);
1758 enic_synchronize_irqs(enic);
1759 err = vnic_rq_disable(&enic->rq[0]);
1760 if (err) {
1761 netdev_err(netdev, "Unable to disable RQ.\n");
1762 return;
1763 }
1764 vnic_rq_clean(&enic->rq[0], enic_free_rq_buf);
1765 vnic_cq_clean(&enic->cq[0]);
1766 vnic_intr_clean(&enic->intr[0]);
1767
1768 /* Fill RQ with new_mtu-sized buffers */
1769 netdev->mtu = new_mtu;
1770 vnic_rq_fill(&enic->rq[0], enic_rq_alloc_buf);
1771 /* Need at least one buffer on ring to get going */
1772 if (vnic_rq_desc_used(&enic->rq[0]) == 0) {
1773 netdev_err(netdev, "Unable to alloc receive buffers.\n");
1774 return;
1775 }
1776
1777 /* Start RQ */
1778 vnic_rq_enable(&enic->rq[0]);
1779 napi_enable(&enic->napi[0]);
1780 vnic_intr_unmask(&enic->intr[0]);
1781 enic_notify_timer_start(enic);
1782
1783 rtnl_unlock();
1784
1785 netdev_info(netdev, "interface MTU set as %d\n", netdev->mtu);
1786}
1787
01f2e4ea
SF		 1788#ifdef CONFIG_NET_POLL_CONTROLLER
1789static void enic_poll_controller(struct net_device *netdev)
1790{
1791 struct enic *enic = netdev_priv(netdev);
1792 struct vnic_dev *vdev = enic->vdev;
717258ba 1793 unsigned int i, intr;
01f2e4ea
SF		 1794
1795 switch (vnic_dev_get_intr_mode(vdev)) {
1796 case VNIC_DEV_INTR_MODE_MSIX:
717258ba
VK		 1797 for (i = 0; i < enic->rq_count; i++) {
1798 intr = enic_msix_rq_intr(enic, i);
79aeec58
VK		 1799 enic_isr_msix_rq(enic->msix_entry[intr].vector,
1800 &enic->napi[i]);
717258ba 1801 }
b880a954
VK		 1802
1803 for (i = 0; i < enic->wq_count; i++) {
1804 intr = enic_msix_wq_intr(enic, i);
1805 enic_isr_msix_wq(enic->msix_entry[intr].vector, enic);
1806 }
1807
01f2e4ea
SF		 1808 break;
1809 case VNIC_DEV_INTR_MODE_MSI:
1810 enic_isr_msi(enic->pdev->irq, enic);
1811 break;
1812 case VNIC_DEV_INTR_MODE_INTX:
1813 enic_isr_legacy(enic->pdev->irq, netdev);
1814 break;
1815 default:
1816 break;
1817 }
1818}
1819#endif
1820
1821static int enic_dev_wait(struct vnic_dev *vdev,
1822 int (*start)(struct vnic_dev *, int),
1823 int (*finished)(struct vnic_dev *, int *),
1824 int arg)
1825{
1826 unsigned long time;
1827 int done;
1828 int err;
1829
1830 BUG_ON(in_interrupt());
1831
1832 err = start(vdev, arg);
1833 if (err)
1834 return err;
1835
1836 /* Wait for func to complete...2 seconds max
1837 */
1838
1839 time = jiffies + (HZ * 2);
1840 do {
1841
1842 err = finished(vdev, &done);
1843 if (err)
1844 return err;
1845
1846 if (done)
1847 return 0;
1848
1849 schedule_timeout_uninterruptible(HZ / 10);
1850
1851 } while (time_after(time, jiffies));
1852
1853 return -ETIMEDOUT;
1854}
1855
1856static int enic_dev_open(struct enic *enic)
1857{
1858 int err;
1859
1860 err = enic_dev_wait(enic->vdev, vnic_dev_open,
1861 vnic_dev_open_done, 0);
1862 if (err)
a7a79deb
VK		 1863 dev_err(enic_get_dev(enic), "vNIC device open failed, err %d\n",
1864 err);
01f2e4ea
SF		 1865
1866 return err;
1867}
1868
99ef5639 1869static int enic_dev_hang_reset(struct enic *enic)
01f2e4ea
SF		 1870{
1871 int err;
1872
99ef5639
VK		 1873 err = enic_dev_wait(enic->vdev, vnic_dev_hang_reset,
1874 vnic_dev_hang_reset_done, 0);
01f2e4ea 1875 if (err)
a7a79deb
VK		 1876 netdev_err(enic->netdev, "vNIC hang reset failed, err %d\n",
1877 err);
01f2e4ea
SF		 1878
1879 return err;
1880}
1881
717258ba
VK		 1882static int enic_set_rsskey(struct enic *enic)
1883{
1f4f067f 1884 dma_addr_t rss_key_buf_pa;
717258ba
VK		 1885 union vnic_rss_key *rss_key_buf_va = NULL;
1886 union vnic_rss_key rss_key = {
1887 .key[0].b = {85, 67, 83, 97, 119, 101, 115, 111, 109, 101},
1888 .key[1].b = {80, 65, 76, 79, 117, 110, 105, 113, 117, 101},
1889 .key[2].b = {76, 73, 78, 85, 88, 114, 111, 99, 107, 115},
1890 .key[3].b = {69, 78, 73, 67, 105, 115, 99, 111, 111, 108},
1891 };
1892 int err;
1893
1894 rss_key_buf_va = pci_alloc_consistent(enic->pdev,
1895 sizeof(union vnic_rss_key), &rss_key_buf_pa);
1896 if (!rss_key_buf_va)
1897 return -ENOMEM;
1898
1899 memcpy(rss_key_buf_va, &rss_key, sizeof(union vnic_rss_key));
1900
1901 spin_lock(&enic->devcmd_lock);
1902 err = enic_set_rss_key(enic,
1903 rss_key_buf_pa,
1904 sizeof(union vnic_rss_key));
1905 spin_unlock(&enic->devcmd_lock);
1906
1907 pci_free_consistent(enic->pdev, sizeof(union vnic_rss_key),
1908 rss_key_buf_va, rss_key_buf_pa);
1909
1910 return err;
1911}
1912
1913static int enic_set_rsscpu(struct enic *enic, u8 rss_hash_bits)
1914{
1f4f067f 1915 dma_addr_t rss_cpu_buf_pa;
717258ba
VK		 1916 union vnic_rss_cpu *rss_cpu_buf_va = NULL;
1917 unsigned int i;
1918 int err;
1919
1920 rss_cpu_buf_va = pci_alloc_consistent(enic->pdev,
1921 sizeof(union vnic_rss_cpu), &rss_cpu_buf_pa);
1922 if (!rss_cpu_buf_va)
1923 return -ENOMEM;
1924
1925 for (i = 0; i < (1 << rss_hash_bits); i++)
1926 (*rss_cpu_buf_va).cpu[i/4].b[i%4] = i % enic->rq_count;
1927
1928 spin_lock(&enic->devcmd_lock);
1929 err = enic_set_rss_cpu(enic,
1930 rss_cpu_buf_pa,
1931 sizeof(union vnic_rss_cpu));
1932 spin_unlock(&enic->devcmd_lock);
1933
1934 pci_free_consistent(enic->pdev, sizeof(union vnic_rss_cpu),
1935 rss_cpu_buf_va, rss_cpu_buf_pa);
1936
1937 return err;
1938}
1939
1940static int enic_set_niccfg(struct enic *enic, u8 rss_default_cpu,
1941 u8 rss_hash_type, u8 rss_hash_bits, u8 rss_base_cpu, u8 rss_enable)
68f71708 1942{
68f71708
SF		 1943 const u8 tso_ipid_split_en = 0;
1944 const u8 ig_vlan_strip_en = 1;
383ab92f 1945 int err;
68f71708 1946
717258ba
VK		 1947 /* Enable VLAN tag stripping.
1948 */
68f71708 1949
383ab92f
VK		 1950 spin_lock(&enic->devcmd_lock);
1951 err = enic_set_nic_cfg(enic,
68f71708
SF		 1952 rss_default_cpu, rss_hash_type,
1953 rss_hash_bits, rss_base_cpu,
1954 rss_enable, tso_ipid_split_en,
1955 ig_vlan_strip_en);
383ab92f
VK		 1956 spin_unlock(&enic->devcmd_lock);
1957
1958 return err;
1959}
1960
717258ba
VK		 1961static int enic_set_rss_nic_cfg(struct enic *enic)
1962{
1963 struct device *dev = enic_get_dev(enic);
1964 const u8 rss_default_cpu = 0;
1965 const u8 rss_hash_type = NIC_CFG_RSS_HASH_TYPE_IPV4 |
1966 NIC_CFG_RSS_HASH_TYPE_TCP_IPV4 |
1967 NIC_CFG_RSS_HASH_TYPE_IPV6 |
1968 NIC_CFG_RSS_HASH_TYPE_TCP_IPV6;
1969 const u8 rss_hash_bits = 7;
1970 const u8 rss_base_cpu = 0;
1971 u8 rss_enable = ENIC_SETTING(enic, RSS) && (enic->rq_count > 1);
1972
1973 if (rss_enable) {
1974 if (!enic_set_rsskey(enic)) {
1975 if (enic_set_rsscpu(enic, rss_hash_bits)) {
1976 rss_enable = 0;
1977 dev_warn(dev, "RSS disabled, "
1978 "Failed to set RSS cpu indirection table.");
1979 }
1980 } else {
1981 rss_enable = 0;
1982 dev_warn(dev, "RSS disabled, Failed to set RSS key.\n");
1983 }
1984 }
1985
1986 return enic_set_niccfg(enic, rss_default_cpu, rss_hash_type,
1987 rss_hash_bits, rss_base_cpu, rss_enable);
f8cac14a
VK		 1988}
1989
01f2e4ea
SF		 1990static void enic_reset(struct work_struct *work)
1991{
1992 struct enic *enic = container_of(work, struct enic, reset);
1993
1994 if (!netif_running(enic->netdev))
1995 return;
1996
1997 rtnl_lock();
1998
383ab92f 1999 enic_dev_hang_notify(enic);
01f2e4ea 2000 enic_stop(enic->netdev);
99ef5639 2001 enic_dev_hang_reset(enic);
e0afe53f 2002 enic_reset_addr_lists(enic);
01f2e4ea 2003 enic_init_vnic_resources(enic);
717258ba 2004 enic_set_rss_nic_cfg(enic);
f8cac14a 2005 enic_dev_set_ig_vlan_rewrite_mode(enic);
01f2e4ea
SF		 2006 enic_open(enic->netdev);
2007
2008 rtnl_unlock();
2009}
2010
2011static int enic_set_intr_mode(struct enic *enic)
2012{
717258ba 2013 unsigned int n = min_t(unsigned int, enic->rq_count, ENIC_RQ_MAX);
1cbb1a61 2014 unsigned int m = min_t(unsigned int, enic->wq_count, ENIC_WQ_MAX);
01f2e4ea
SF		 2015 unsigned int i;
2016
2017 /* Set interrupt mode (INTx, MSI, MSI-X) depending
717258ba 2018 * on system capabilities.
01f2e4ea
SF		 2019 *
2020 * Try MSI-X first
2021 *
2022 * We need n RQs, m WQs, n+m CQs, and n+m+2 INTRs
2023 * (the second to last INTR is used for WQ/RQ errors)
2024 * (the last INTR is used for notifications)
2025 */
2026
2027 BUG_ON(ARRAY_SIZE(enic->msix_entry) < n + m + 2);
2028 for (i = 0; i < n + m + 2; i++)
2029 enic->msix_entry[i].entry = i;
2030
717258ba
VK		 2031 /* Use multiple RQs if RSS is enabled
2032 */
2033
2034 if (ENIC_SETTING(enic, RSS) &&
2035 enic->config.intr_mode < 1 &&
01f2e4ea
SF		 2036 enic->rq_count >= n &&
2037 enic->wq_count >= m &&
2038 enic->cq_count >= n + m &&
717258ba 2039 enic->intr_count >= n + m + 2) {
01f2e4ea 2040
717258ba 2041 if (!pci_enable_msix(enic->pdev, enic->msix_entry, n + m + 2)) {
01f2e4ea 2042
717258ba
VK		 2043 enic->rq_count = n;
2044 enic->wq_count = m;
2045 enic->cq_count = n + m;
2046 enic->intr_count = n + m + 2;
01f2e4ea 2047
717258ba
VK		 2048 vnic_dev_set_intr_mode(enic->vdev,
2049 VNIC_DEV_INTR_MODE_MSIX);
2050
2051 return 0;
2052 }
2053 }
2054
2055 if (enic->config.intr_mode < 1 &&
2056 enic->rq_count >= 1 &&
2057 enic->wq_count >= m &&
2058 enic->cq_count >= 1 + m &&
2059 enic->intr_count >= 1 + m + 2) {
2060 if (!pci_enable_msix(enic->pdev, enic->msix_entry, 1 + m + 2)) {
2061
2062 enic->rq_count = 1;
2063 enic->wq_count = m;
2064 enic->cq_count = 1 + m;
2065 enic->intr_count = 1 + m + 2;
2066
2067 vnic_dev_set_intr_mode(enic->vdev,
2068 VNIC_DEV_INTR_MODE_MSIX);
2069
2070 return 0;
2071 }
01f2e4ea
SF		 2072 }
2073
2074 /* Next try MSI
2075 *
2076 * We need 1 RQ, 1 WQ, 2 CQs, and 1 INTR
2077 */
2078
2079 if (enic->config.intr_mode < 2 &&
2080 enic->rq_count >= 1 &&
2081 enic->wq_count >= 1 &&
2082 enic->cq_count >= 2 &&
2083 enic->intr_count >= 1 &&
2084 !pci_enable_msi(enic->pdev)) {
2085
2086 enic->rq_count = 1;
2087 enic->wq_count = 1;
2088 enic->cq_count = 2;
2089 enic->intr_count = 1;
2090
2091 vnic_dev_set_intr_mode(enic->vdev, VNIC_DEV_INTR_MODE_MSI);
2092
2093 return 0;
2094 }
2095
2096 /* Next try INTx
2097 *
2098 * We need 1 RQ, 1 WQ, 2 CQs, and 3 INTRs
2099 * (the first INTR is used for WQ/RQ)
2100 * (the second INTR is used for WQ/RQ errors)
2101 * (the last INTR is used for notifications)
2102 */
2103
2104 if (enic->config.intr_mode < 3 &&
2105 enic->rq_count >= 1 &&
2106 enic->wq_count >= 1 &&
2107 enic->cq_count >= 2 &&
2108 enic->intr_count >= 3) {
2109
2110 enic->rq_count = 1;
2111 enic->wq_count = 1;
2112 enic->cq_count = 2;
2113 enic->intr_count = 3;
2114
2115 vnic_dev_set_intr_mode(enic->vdev, VNIC_DEV_INTR_MODE_INTX);
2116
2117 return 0;
2118 }
2119
2120 vnic_dev_set_intr_mode(enic->vdev, VNIC_DEV_INTR_MODE_UNKNOWN);
2121
2122 return -EINVAL;
2123}
2124
2125static void enic_clear_intr_mode(struct enic *enic)
2126{
2127 switch (vnic_dev_get_intr_mode(enic->vdev)) {
2128 case VNIC_DEV_INTR_MODE_MSIX:
2129 pci_disable_msix(enic->pdev);
2130 break;
2131 case VNIC_DEV_INTR_MODE_MSI:
2132 pci_disable_msi(enic->pdev);
2133 break;
2134 default:
2135 break;
2136 }
2137
2138 vnic_dev_set_intr_mode(enic->vdev, VNIC_DEV_INTR_MODE_UNKNOWN);
2139}
2140
f8bd9091
SF		 2141static const struct net_device_ops enic_netdev_dynamic_ops = {
2142 .ndo_open = enic_open,
2143 .ndo_stop = enic_stop,
2144 .ndo_start_xmit = enic_hard_start_xmit,
f20530bc 2145 .ndo_get_stats64 = enic_get_stats,
f8bd9091 2146 .ndo_validate_addr = eth_validate_addr,
319d7e84 2147 .ndo_set_rx_mode = enic_set_rx_mode,
f8bd9091
SF		 2148 .ndo_set_mac_address = enic_set_mac_address_dynamic,
2149 .ndo_change_mtu = enic_change_mtu,
f8bd9091
SF		 2150 .ndo_vlan_rx_add_vid = enic_vlan_rx_add_vid,
2151 .ndo_vlan_rx_kill_vid = enic_vlan_rx_kill_vid,
2152 .ndo_tx_timeout = enic_tx_timeout,
2153 .ndo_set_vf_port = enic_set_vf_port,
2154 .ndo_get_vf_port = enic_get_vf_port,
0b1c00fc 2155 .ndo_set_vf_mac = enic_set_vf_mac,
f8bd9091
SF		 2156#ifdef CONFIG_NET_POLL_CONTROLLER
2157 .ndo_poll_controller = enic_poll_controller,
2158#endif
2159};
2160
afe29f7a
SH		 2161static const struct net_device_ops enic_netdev_ops = {
2162 .ndo_open = enic_open,
2163 .ndo_stop = enic_stop,
00829823 2164 .ndo_start_xmit = enic_hard_start_xmit,
f20530bc 2165 .ndo_get_stats64 = enic_get_stats,
afe29f7a 2166 .ndo_validate_addr = eth_validate_addr,
f8bd9091 2167 .ndo_set_mac_address = enic_set_mac_address,
319d7e84 2168 .ndo_set_rx_mode = enic_set_rx_mode,
afe29f7a 2169 .ndo_change_mtu = enic_change_mtu,
afe29f7a
SH		 2170 .ndo_vlan_rx_add_vid = enic_vlan_rx_add_vid,
2171 .ndo_vlan_rx_kill_vid = enic_vlan_rx_kill_vid,
2172 .ndo_tx_timeout = enic_tx_timeout,
3f192795
RP		 2173 .ndo_set_vf_port = enic_set_vf_port,
2174 .ndo_get_vf_port = enic_get_vf_port,
2175 .ndo_set_vf_mac = enic_set_vf_mac,
afe29f7a
SH		 2176#ifdef CONFIG_NET_POLL_CONTROLLER
2177 .ndo_poll_controller = enic_poll_controller,
2178#endif
2179};
2180
2fdba388 2181static void enic_dev_deinit(struct enic *enic)
6fdfa970 2182{
717258ba
VK		 2183 unsigned int i;
2184
2185 for (i = 0; i < enic->rq_count; i++)
2186 netif_napi_del(&enic->napi[i]);
2187
6fdfa970
SF		 2188 enic_free_vnic_resources(enic);
2189 enic_clear_intr_mode(enic);
2190}
2191
2fdba388 2192static int enic_dev_init(struct enic *enic)
6fdfa970 2193{
a7a79deb 2194 struct device *dev = enic_get_dev(enic);
6fdfa970 2195 struct net_device *netdev = enic->netdev;
717258ba 2196 unsigned int i;
6fdfa970
SF		 2197 int err;
2198
ea7ea65a
VK		 2199 /* Get interrupt coalesce timer info */
2200 err = enic_dev_intr_coal_timer_info(enic);
2201 if (err) {
2202 dev_warn(dev, "Using default conversion factor for "
2203 "interrupt coalesce timer\n");
2204 vnic_dev_intr_coal_timer_info_default(enic->vdev);
2205 }
2206
6fdfa970
SF		 2207 /* Get vNIC configuration
2208 */
2209
2210 err = enic_get_vnic_config(enic);
2211 if (err) {
a7a79deb 2212 dev_err(dev, "Get vNIC configuration failed, aborting\n");
6fdfa970
SF		 2213 return err;
2214 }
2215
2216 /* Get available resource counts
2217 */
2218
2219 enic_get_res_counts(enic);
2220
2221 /* Set interrupt mode based on resource counts and system
2222 * capabilities
2223 */
2224
2225 err = enic_set_intr_mode(enic);
2226 if (err) {
a7a79deb
VK		 2227 dev_err(dev, "Failed to set intr mode based on resource "
2228 "counts and system capabilities, aborting\n");
6fdfa970
SF		 2229 return err;
2230 }
2231
2232 /* Allocate and configure vNIC resources
2233 */
2234
2235 err = enic_alloc_vnic_resources(enic);
2236 if (err) {
a7a79deb 2237 dev_err(dev, "Failed to alloc vNIC resources, aborting\n");
6fdfa970
SF		 2238 goto err_out_free_vnic_resources;
2239 }
2240
2241 enic_init_vnic_resources(enic);
2242
717258ba 2243 err = enic_set_rss_nic_cfg(enic);
6fdfa970 2244 if (err) {
a7a79deb 2245 dev_err(dev, "Failed to config nic, aborting\n");
6fdfa970
SF		 2246 goto err_out_free_vnic_resources;
2247 }
2248
2249 switch (vnic_dev_get_intr_mode(enic->vdev)) {
2250 default:
717258ba 2251 netif_napi_add(netdev, &enic->napi[0], enic_poll, 64);
6fdfa970
SF		 2252 break;
2253 case VNIC_DEV_INTR_MODE_MSIX:
717258ba
VK		 2254 for (i = 0; i < enic->rq_count; i++)
2255 netif_napi_add(netdev, &enic->napi[i],
2256 enic_poll_msix, 64);
6fdfa970
SF		 2257 break;
2258 }
2259
2260 return 0;
2261
2262err_out_free_vnic_resources:
2263 enic_clear_intr_mode(enic);
2264 enic_free_vnic_resources(enic);
2265
2266 return err;
2267}
2268
27e6c7d3
SF		 2269static void enic_iounmap(struct enic *enic)
2270{
2271 unsigned int i;
2272
2273 for (i = 0; i < ARRAY_SIZE(enic->bar); i++)
2274 if (enic->bar[i].vaddr)
2275 iounmap(enic->bar[i].vaddr);
2276}
2277
854de92f 2278static int enic_probe(struct pci_dev *pdev,
01f2e4ea
SF		 2279 const struct pci_device_id *ent)
2280{
a7a79deb 2281 struct device *dev = &pdev->dev;
01f2e4ea
SF		 2282 struct net_device *netdev;
2283 struct enic *enic;
2284 int using_dac = 0;
2285 unsigned int i;
2286 int err;
8749b427
RP		 2287#ifdef CONFIG_PCI_IOV
2288 int pos = 0;
2289#endif
b67f231d 2290 int num_pps = 1;
01f2e4ea 2291
01f2e4ea
SF		 2292 /* Allocate net device structure and initialize. Private
2293 * instance data is initialized to zero.
2294 */
2295
2296 netdev = alloc_etherdev(sizeof(struct enic));
41de8d4c 2297 if (!netdev)
01f2e4ea 2298 return -ENOMEM;
01f2e4ea 2299
01f2e4ea
SF		 2300 pci_set_drvdata(pdev, netdev);
2301
2302 SET_NETDEV_DEV(netdev, &pdev->dev);
2303
2304 enic = netdev_priv(netdev);
2305 enic->netdev = netdev;
2306 enic->pdev = pdev;
2307
2308 /* Setup PCI resources
2309 */
2310
29046f9b 2311 err = pci_enable_device_mem(pdev);
01f2e4ea 2312 if (err) {
a7a79deb 2313 dev_err(dev, "Cannot enable PCI device, aborting\n");
01f2e4ea
SF		 2314 goto err_out_free_netdev;
2315 }
2316
2317 err = pci_request_regions(pdev, DRV_NAME);
2318 if (err) {
a7a79deb 2319 dev_err(dev, "Cannot request PCI regions, aborting\n");
01f2e4ea
SF		 2320 goto err_out_disable_device;
2321 }
2322
2323 pci_set_master(pdev);
2324
2325 /* Query PCI controller on system for DMA addressing
2326 * limitation for the device. Try 40-bit first, and
2327 * fail to 32-bit.
2328 */
2329
50cf156a 2330 err = pci_set_dma_mask(pdev, DMA_BIT_MASK(40));
01f2e4ea 2331 if (err) {
284901a9 2332 err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
01f2e4ea 2333 if (err) {
a7a79deb 2334 dev_err(dev, "No usable DMA configuration, aborting\n");
01f2e4ea
SF		 2335 goto err_out_release_regions;
2336 }
284901a9 2337 err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
01f2e4ea 2338 if (err) {
a7a79deb
VK		 2339 dev_err(dev, "Unable to obtain %u-bit DMA "
2340 "for consistent allocations, aborting\n", 32);
01f2e4ea
SF		 2341 goto err_out_release_regions;
2342 }
2343 } else {
50cf156a 2344 err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(40));
01f2e4ea 2345 if (err) {
a7a79deb
VK		 2346 dev_err(dev, "Unable to obtain %u-bit DMA "
2347 "for consistent allocations, aborting\n", 40);
01f2e4ea
SF		 2348 goto err_out_release_regions;
2349 }
2350 using_dac = 1;
2351 }
2352
27e6c7d3 2353 /* Map vNIC resources from BAR0-5
01f2e4ea
SF		 2354 */
2355
27e6c7d3
SF		 2356 for (i = 0; i < ARRAY_SIZE(enic->bar); i++) {
2357 if (!(pci_resource_flags(pdev, i) & IORESOURCE_MEM))
2358 continue;
2359 enic->bar[i].len = pci_resource_len(pdev, i);
2360 enic->bar[i].vaddr = pci_iomap(pdev, i, enic->bar[i].len);
2361 if (!enic->bar[i].vaddr) {
a7a79deb 2362 dev_err(dev, "Cannot memory-map BAR %d, aborting\n", i);
27e6c7d3
SF		 2363 err = -ENODEV;
2364 goto err_out_iounmap;
2365 }
2366 enic->bar[i].bus_addr = pci_resource_start(pdev, i);
01f2e4ea
SF		 2367 }
2368
2369 /* Register vNIC device
2370 */
2371
27e6c7d3
SF		 2372 enic->vdev = vnic_dev_register(NULL, enic, pdev, enic->bar,
2373 ARRAY_SIZE(enic->bar));
01f2e4ea 2374 if (!enic->vdev) {
a7a79deb 2375 dev_err(dev, "vNIC registration failed, aborting\n");
01f2e4ea
SF		 2376 err = -ENODEV;
2377 goto err_out_iounmap;
2378 }
2379
8749b427
RP		 2380#ifdef CONFIG_PCI_IOV
2381 /* Get number of subvnics */
2382 pos = pci_find_ext_capability(pdev, PCI_EXT_CAP_ID_SRIOV);
2383 if (pos) {
2384 pci_read_config_word(pdev, pos + PCI_SRIOV_TOTAL_VF,
413708bb 2385 &enic->num_vfs);
8749b427
RP		 2386 if (enic->num_vfs) {
2387 err = pci_enable_sriov(pdev, enic->num_vfs);
2388 if (err) {
2389 dev_err(dev, "SRIOV enable failed, aborting."
2390 " pci_enable_sriov() returned %d\n",
2391 err);
2392 goto err_out_vnic_unregister;
2393 }
2394 enic->priv_flags |= ENIC_SRIOV_ENABLED;
b67f231d 2395 num_pps = enic->num_vfs;
8749b427
RP		 2396 }
2397 }
8749b427 2398#endif
ca2b721d 2399
3f192795 2400 /* Allocate structure for port profiles */
a1de2219 2401 enic->pp = kcalloc(num_pps, sizeof(*enic->pp), GFP_KERNEL);
3f192795 2402 if (!enic->pp) {
3f192795 2403 err = -ENOMEM;
ca2b721d 2404 goto err_out_disable_sriov_pp;
3f192795
RP		 2405 }
2406
01f2e4ea
SF		 2407 /* Issue device open to get device in known state
2408 */
2409
2410 err = enic_dev_open(enic);
2411 if (err) {
a7a79deb 2412 dev_err(dev, "vNIC dev open failed, aborting\n");
ca2b721d 2413 goto err_out_disable_sriov;
01f2e4ea
SF		 2414 }
2415
69161425
VK		 2416 /* Setup devcmd lock
2417 */
2418
2419 spin_lock_init(&enic->devcmd_lock);
2420
2421 /*
2422 * Set ingress vlan rewrite mode before vnic initialization
2423 */
2424
2425 err = enic_dev_set_ig_vlan_rewrite_mode(enic);
2426 if (err) {
2427 dev_err(dev,
2428 "Failed to set ingress vlan rewrite mode, aborting.\n");
2429 goto err_out_dev_close;
2430 }
2431
01f2e4ea
SF		 2432 /* Issue device init to initialize the vnic-to-switch link.
2433 * We'll start with carrier off and wait for link UP
2434 * notification later to turn on carrier. We don't need
2435 * to wait here for the vnic-to-switch link initialization
2436 * to complete; link UP notification is the indication that
2437 * the process is complete.
2438 */
2439
2440 netif_carrier_off(netdev);
2441
a7a79deb
VK		 2442 /* Do not call dev_init for a dynamic vnic.
2443 * For a dynamic vnic, init_prov_info will be
2444 * called later by an upper layer.
2445 */
2446
2b68c181 2447 if (!enic_is_dynamic(enic)) {
f8bd9091
SF		 2448 err = vnic_dev_init(enic->vdev, 0);
2449 if (err) {
a7a79deb 2450 dev_err(dev, "vNIC dev init failed, aborting\n");
f8bd9091
SF		 2451 goto err_out_dev_close;
2452 }
01f2e4ea
SF		 2453 }
2454
6fdfa970 2455 err = enic_dev_init(enic);
01f2e4ea 2456 if (err) {
a7a79deb 2457 dev_err(dev, "Device initialization failed, aborting\n");
01f2e4ea
SF		 2458 goto err_out_dev_close;
2459 }
2460
383ab92f 2461 /* Setup notification timer, HW reset task, and wq locks
01f2e4ea
SF		 2462 */
2463
2464 init_timer(&enic->notify_timer);
2465 enic->notify_timer.function = enic_notify_timer;
2466 enic->notify_timer.data = (unsigned long)enic;
2467
2468 INIT_WORK(&enic->reset, enic_reset);
c97c894d 2469 INIT_WORK(&enic->change_mtu_work, enic_change_mtu_work);
01f2e4ea
SF		 2470
2471 for (i = 0; i < enic->wq_count; i++)
2472 spin_lock_init(&enic->wq_lock[i]);
2473
01f2e4ea
SF		 2474 /* Register net device
2475 */
2476
2477 enic->port_mtu = enic->config.mtu;
2478 (void)enic_change_mtu(netdev, enic->port_mtu);
2479
2480 err = enic_set_mac_addr(netdev, enic->mac_addr);
2481 if (err) {
a7a79deb 2482 dev_err(dev, "Invalid MAC address, aborting\n");
6fdfa970 2483 goto err_out_dev_deinit;
01f2e4ea
SF		 2484 }
2485
7c844599
SF		 2486 enic->tx_coalesce_usecs = enic->config.intr_timer_usec;
2487 enic->rx_coalesce_usecs = enic->tx_coalesce_usecs;
2488
7335903c 2489 if (enic_is_dynamic(enic) || enic_is_sriov_vf(enic))
f8bd9091
SF		 2490 netdev->netdev_ops = &enic_netdev_dynamic_ops;
2491 else
2492 netdev->netdev_ops = &enic_netdev_ops;
2493
01f2e4ea
SF		 2494 netdev->watchdog_timeo = 2 * HZ;
2495 netdev->ethtool_ops = &enic_ethtool_ops;
01f2e4ea 2496
73c1ea9b 2497 netdev->features |= NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_RX;
1825aca6
VK		 2498 if (ENIC_SETTING(enic, LOOP)) {
2499 netdev->features &= ~NETIF_F_HW_VLAN_TX;
2500 enic->loop_enable = 1;
2501 enic->loop_tag = enic->config.loop_tag;
2502 dev_info(dev, "loopback tag=0x%04x\n", enic->loop_tag);
2503 }
01f2e4ea 2504 if (ENIC_SETTING(enic, TXCSUM))
5ec8f9b8 2505 netdev->hw_features |= NETIF_F_SG | NETIF_F_HW_CSUM;
01f2e4ea 2506 if (ENIC_SETTING(enic, TSO))
5ec8f9b8 2507 netdev->hw_features |= NETIF_F_TSO |
01f2e4ea 2508 NETIF_F_TSO6 | NETIF_F_TSO_ECN;
5ec8f9b8
MM		 2509 if (ENIC_SETTING(enic, RXCSUM))
2510 netdev->hw_features |= NETIF_F_RXCSUM;
2511
2512 netdev->features |= netdev->hw_features;
2513
01f2e4ea
SF		 2514 if (using_dac)
2515 netdev->features |= NETIF_F_HIGHDMA;
2516
01789349
JP		 2517 netdev->priv_flags |= IFF_UNICAST_FLT;
2518
01f2e4ea
SF		 2519 err = register_netdev(netdev);
2520 if (err) {
a7a79deb 2521 dev_err(dev, "Cannot register net device, aborting\n");
6fdfa970 2522 goto err_out_dev_deinit;
01f2e4ea
SF		 2523 }
2524
2525 return 0;
2526
6fdfa970
SF		 2527err_out_dev_deinit:
2528 enic_dev_deinit(enic);
01f2e4ea
SF		 2529err_out_dev_close:
2530 vnic_dev_close(enic->vdev);
8749b427 2531err_out_disable_sriov:
ca2b721d
RP		 2532 kfree(enic->pp);
2533err_out_disable_sriov_pp:
8749b427
RP		 2534#ifdef CONFIG_PCI_IOV
2535 if (enic_sriov_enabled(enic)) {
2536 pci_disable_sriov(pdev);
2537 enic->priv_flags &= ~ENIC_SRIOV_ENABLED;
2538 }
01f2e4ea 2539err_out_vnic_unregister:
8749b427 2540#endif
35d87e33 2541 vnic_dev_unregister(enic->vdev);
01f2e4ea
SF		 2542err_out_iounmap:
2543 enic_iounmap(enic);
2544err_out_release_regions:
2545 pci_release_regions(pdev);
2546err_out_disable_device:
2547 pci_disable_device(pdev);
2548err_out_free_netdev:
2549 pci_set_drvdata(pdev, NULL);
2550 free_netdev(netdev);
2551
2552 return err;
2553}
2554
854de92f 2555static void enic_remove(struct pci_dev *pdev)
01f2e4ea
SF		 2556{
2557 struct net_device *netdev = pci_get_drvdata(pdev);
2558
2559 if (netdev) {
2560 struct enic *enic = netdev_priv(netdev);
2561
23f333a2 2562 cancel_work_sync(&enic->reset);
c97c894d 2563 cancel_work_sync(&enic->change_mtu_work);
01f2e4ea 2564 unregister_netdev(netdev);
6fdfa970 2565 enic_dev_deinit(enic);
01f2e4ea 2566 vnic_dev_close(enic->vdev);
8749b427
RP		 2567#ifdef CONFIG_PCI_IOV
2568 if (enic_sriov_enabled(enic)) {
2569 pci_disable_sriov(pdev);
2570 enic->priv_flags &= ~ENIC_SRIOV_ENABLED;
2571 }
2572#endif
3f192795 2573 kfree(enic->pp);
01f2e4ea
SF		 2574 vnic_dev_unregister(enic->vdev);
2575 enic_iounmap(enic);
2576 pci_release_regions(pdev);
2577 pci_disable_device(pdev);
2578 pci_set_drvdata(pdev, NULL);
2579 free_netdev(netdev);
2580 }
2581}
2582
2583static struct pci_driver enic_driver = {
2584 .name = DRV_NAME,
2585 .id_table = enic_id_table,
2586 .probe = enic_probe,
854de92f 2587 .remove = enic_remove,
01f2e4ea
SF		 2588};
2589
2590static int __init enic_init_module(void)
2591{
a7a79deb 2592 pr_info("%s, ver %s\n", DRV_DESCRIPTION, DRV_VERSION);
01f2e4ea
SF		 2593
2594 return pci_register_driver(&enic_driver);
2595}
2596
2597static void __exit enic_cleanup_module(void)
2598{
2599 pci_unregister_driver(&enic_driver);
2600}
2601
2602module_init(enic_init_module);
2603module_exit(enic_cleanup_module);
Linux kernel - Deliverables
This page took 0.629293 seconds and 5 git commands to generate.