Merge remote-tracking branch 'regulator/topic/da9063' into regulator-next
[deliverable/linux.git] / drivers / net / ethernet / emulex / benet / be.h
CommitLineData
6b7c5b94 1/*
c7bb15a6 2 * Copyright (C) 2005 - 2013 Emulex
6b7c5b94
SP
3 * All rights reserved.
4 *
5 * This program is free software; you can redistribute it and/or
6 * modify it under the terms of the GNU General Public License version 2
7 * as published by the Free Software Foundation. The full GNU General
8 * Public License is included in this distribution in the file called COPYING.
9 *
10 * Contact Information:
d2145cde 11 * linux-drivers@emulex.com
6b7c5b94 12 *
d2145cde
AK
13 * Emulex
14 * 3333 Susan Street
15 * Costa Mesa, CA 92626
6b7c5b94
SP
16 */
17
18#ifndef BE_H
19#define BE_H
20
21#include <linux/pci.h>
22#include <linux/etherdevice.h>
6b7c5b94
SP
23#include <linux/delay.h>
24#include <net/tcp.h>
25#include <net/ip.h>
26#include <net/ipv6.h>
27#include <linux/if_vlan.h>
28#include <linux/workqueue.h>
29#include <linux/interrupt.h>
84517482 30#include <linux/firmware.h>
5a0e3ad6 31#include <linux/slab.h>
ab1594e9 32#include <linux/u64_stats_sync.h>
6b7c5b94
SP
33
34#include "be_hw.h"
045508a8 35#include "be_roce.h"
6b7c5b94 36
5721f943 37#define DRV_VER "4.9.134.0u"
6b7c5b94 38#define DRV_NAME "be2net"
00d3d51e
SB
39#define BE_NAME "Emulex BladeEngine2"
40#define BE3_NAME "Emulex BladeEngine3"
41#define OC_NAME "Emulex OneConnect"
fe6d2a38
SP
42#define OC_NAME_BE OC_NAME "(be3)"
43#define OC_NAME_LANCER OC_NAME "(Lancer)"
ecedb6ae 44#define OC_NAME_SH OC_NAME "(Skyhawk)"
00d3d51e 45#define DRV_DESC "Emulex OneConnect 10Gbps NIC Driver"
6b7c5b94 46
c4ca2374 47#define BE_VENDOR_ID 0x19a2
fe6d2a38 48#define EMULEX_VENDOR_ID 0x10df
c4ca2374 49#define BE_DEVICE_ID1 0x211
12d7ea2c 50#define BE_DEVICE_ID2 0x221
fe6d2a38
SP
51#define OC_DEVICE_ID1 0x700 /* Device Id for BE2 cards */
52#define OC_DEVICE_ID2 0x710 /* Device Id for BE3 cards */
53#define OC_DEVICE_ID3 0xe220 /* Device id for Lancer cards */
12f4d0a8 54#define OC_DEVICE_ID4 0xe228 /* Device id for VF in Lancer */
ecedb6ae 55#define OC_DEVICE_ID5 0x720 /* Device Id for Skyhawk cards */
76b73530 56#define OC_DEVICE_ID6 0x728 /* Device id for VF in SkyHawk */
4762f6ce
AK
57#define OC_SUBSYS_DEVICE_ID1 0xE602
58#define OC_SUBSYS_DEVICE_ID2 0xE642
59#define OC_SUBSYS_DEVICE_ID3 0xE612
60#define OC_SUBSYS_DEVICE_ID4 0xE652
c4ca2374
AK
61
62static inline char *nic_name(struct pci_dev *pdev)
63{
12d7ea2c
AK
64 switch (pdev->device) {
65 case OC_DEVICE_ID1:
c4ca2374 66 return OC_NAME;
e254f6ec 67 case OC_DEVICE_ID2:
fe6d2a38
SP
68 return OC_NAME_BE;
69 case OC_DEVICE_ID3:
12f4d0a8 70 case OC_DEVICE_ID4:
fe6d2a38 71 return OC_NAME_LANCER;
12d7ea2c
AK
72 case BE_DEVICE_ID2:
73 return BE3_NAME;
ecedb6ae 74 case OC_DEVICE_ID5:
76b73530 75 case OC_DEVICE_ID6:
ecedb6ae 76 return OC_NAME_SH;
12d7ea2c 77 default:
c4ca2374 78 return BE_NAME;
12d7ea2c 79 }
c4ca2374
AK
80}
81
6b7c5b94 82/* Number of bytes of an RX frame that are copied to skb->data */
2e588f84 83#define BE_HDR_LEN ((u16) 64)
bb349bb4
ED
84/* allocate extra space to allow tunneling decapsulation without head reallocation */
85#define BE_RX_SKB_ALLOC_SIZE (BE_HDR_LEN + 64)
86
6b7c5b94
SP
87#define BE_MAX_JUMBO_FRAME_SIZE 9018
88#define BE_MIN_MTU 256
89
90#define BE_NUM_VLANS_SUPPORTED 64
1aa9673c 91#define BE_UMC_NUM_VLANS_SUPPORTED 15
10ef9ab4 92#define BE_MAX_EQD 96u
6b7c5b94
SP
93#define BE_MAX_TX_FRAG_COUNT 30
94
95#define EVNT_Q_LEN 1024
96#define TX_Q_LEN 2048
97#define TX_CQ_LEN 1024
98#define RX_Q_LEN 1024 /* Does not support any other value */
99#define RX_CQ_LEN 1024
5fb379ee 100#define MCC_Q_LEN 128 /* total size not to exceed 8 pages */
6b7c5b94
SP
101#define MCC_CQ_LEN 256
102
10ef9ab4 103#define BE2_MAX_RSS_QS 4
68d7bdcb
SP
104#define BE3_MAX_RSS_QS 16
105#define BE3_MAX_TX_QS 16
106#define BE3_MAX_EVT_QS 16
107
108#define MAX_RX_QS 32
109#define MAX_EVT_QS 32
110#define MAX_TX_QS 32
10ef9ab4 111
045508a8 112#define MAX_ROCE_EQS 5
68d7bdcb 113#define MAX_MSIX_VECTORS 32
92bf14ab 114#define MIN_MSIX_VECTORS 1
10ef9ab4 115#define BE_TX_BUDGET 256
6b7c5b94 116#define BE_NAPI_WEIGHT 64
10ef9ab4 117#define MAX_RX_POST BE_NAPI_WEIGHT /* Frags posted at a time */
6b7c5b94
SP
118#define RX_FRAGS_REFILL_WM (RX_Q_LEN - MAX_RX_POST)
119
7c5a5242 120#define MAX_VFS 30 /* Max VFs supported by BE3 FW */
8788fdc2
SP
121#define FW_VER_LEN 32
122
6b7c5b94
SP
123struct be_dma_mem {
124 void *va;
125 dma_addr_t dma;
126 u32 size;
127};
128
129struct be_queue_info {
130 struct be_dma_mem dma_mem;
131 u16 len;
132 u16 entry_size; /* Size of an element in the queue */
133 u16 id;
134 u16 tail, head;
135 bool created;
136 atomic_t used; /* Number of valid elements in the queue */
137};
138
5fb379ee
SP
139static inline u32 MODULO(u16 val, u16 limit)
140{
141 BUG_ON(limit & (limit - 1));
142 return val & (limit - 1);
143}
144
145static inline void index_adv(u16 *index, u16 val, u16 limit)
146{
147 *index = MODULO((*index + val), limit);
148}
149
150static inline void index_inc(u16 *index, u16 limit)
151{
152 *index = MODULO((*index + 1), limit);
153}
154
155static inline void *queue_head_node(struct be_queue_info *q)
156{
157 return q->dma_mem.va + q->head * q->entry_size;
158}
159
160static inline void *queue_tail_node(struct be_queue_info *q)
161{
162 return q->dma_mem.va + q->tail * q->entry_size;
163}
164
3de09455
SK
165static inline void *queue_index_node(struct be_queue_info *q, u16 index)
166{
167 return q->dma_mem.va + index * q->entry_size;
168}
169
5fb379ee
SP
170static inline void queue_head_inc(struct be_queue_info *q)
171{
172 index_inc(&q->head, q->len);
173}
174
652bf646
PR
175static inline void index_dec(u16 *index, u16 limit)
176{
177 *index = MODULO((*index - 1), limit);
178}
179
5fb379ee
SP
180static inline void queue_tail_inc(struct be_queue_info *q)
181{
182 index_inc(&q->tail, q->len);
183}
184
5fb379ee
SP
185struct be_eq_obj {
186 struct be_queue_info q;
187 char desc[32];
188
189 /* Adaptive interrupt coalescing (AIC) info */
190 bool enable_aic;
10ef9ab4
SP
191 u32 min_eqd; /* in usecs */
192 u32 max_eqd; /* in usecs */
193 u32 eqd; /* configured val when aic is off */
194 u32 cur_eqd; /* in usecs */
5fb379ee 195
10ef9ab4 196 u8 idx; /* array index */
f2f781a7 197 u8 msix_idx;
10ef9ab4 198 u16 tx_budget;
d0b9cec3 199 u16 spurious_intr;
5fb379ee 200 struct napi_struct napi;
10ef9ab4
SP
201 struct be_adapter *adapter;
202} ____cacheline_aligned_in_smp;
5fb379ee
SP
203
204struct be_mcc_obj {
205 struct be_queue_info q;
206 struct be_queue_info cq;
7a1e9b20 207 bool rearm_cq;
5fb379ee
SP
208};
209
3abcdeda 210struct be_tx_stats {
ac124ff9
SP
211 u64 tx_bytes;
212 u64 tx_pkts;
213 u64 tx_reqs;
214 u64 tx_wrbs;
215 u64 tx_compl;
216 ulong tx_jiffies;
217 u32 tx_stops;
ab1594e9
SP
218 struct u64_stats_sync sync;
219 struct u64_stats_sync sync_compl;
6b7c5b94
SP
220};
221
6b7c5b94 222struct be_tx_obj {
94d73aaa 223 u32 db_offset;
6b7c5b94
SP
224 struct be_queue_info q;
225 struct be_queue_info cq;
226 /* Remember the skbs that were transmitted */
227 struct sk_buff *sent_skb_list[TX_Q_LEN];
3c8def97 228 struct be_tx_stats stats;
10ef9ab4 229} ____cacheline_aligned_in_smp;
6b7c5b94
SP
230
231/* Struct to remember the pages posted for rx frags */
232struct be_rx_page_info {
233 struct page *page;
fac6da5b 234 DEFINE_DMA_UNMAP_ADDR(bus);
6b7c5b94
SP
235 u16 page_offset;
236 bool last_page_user;
237};
238
3abcdeda 239struct be_rx_stats {
3abcdeda 240 u64 rx_bytes;
3abcdeda 241 u64 rx_pkts;
ac124ff9
SP
242 u64 rx_pkts_prev;
243 ulong rx_jiffies;
244 u32 rx_drops_no_skbs; /* skb allocation errors */
245 u32 rx_drops_no_frags; /* HW has no fetched frags */
246 u32 rx_post_fail; /* page post alloc failures */
ac124ff9 247 u32 rx_compl;
3abcdeda 248 u32 rx_mcast_pkts;
ac124ff9
SP
249 u32 rx_compl_err; /* completions with err set */
250 u32 rx_pps; /* pkts per second */
ab1594e9 251 struct u64_stats_sync sync;
3abcdeda
SP
252};
253
2e588f84
SP
254struct be_rx_compl_info {
255 u32 rss_hash;
6709d952 256 u16 vlan_tag;
2e588f84
SP
257 u16 pkt_size;
258 u16 rxq_idx;
12004ae9 259 u16 port;
2e588f84
SP
260 u8 vlanf;
261 u8 num_rcvd;
262 u8 err;
263 u8 ipf;
264 u8 tcpf;
265 u8 udpf;
266 u8 ip_csum;
267 u8 l4_csum;
268 u8 ipv6;
269 u8 vtm;
270 u8 pkt_type;
e38b1706 271 u8 ip_frag;
2e588f84
SP
272};
273
6b7c5b94 274struct be_rx_obj {
3abcdeda 275 struct be_adapter *adapter;
6b7c5b94
SP
276 struct be_queue_info q;
277 struct be_queue_info cq;
2e588f84 278 struct be_rx_compl_info rxcp;
6b7c5b94 279 struct be_rx_page_info page_info_tbl[RX_Q_LEN];
3abcdeda
SP
280 struct be_rx_stats stats;
281 u8 rss_id;
282 bool rx_post_starved; /* Zero rx frags have been posted to BE */
10ef9ab4 283} ____cacheline_aligned_in_smp;
6b7c5b94 284
609ff3bb 285struct be_drv_stats {
9ae081c6 286 u32 be_on_die_temperature;
ac124ff9
SP
287 u32 eth_red_drops;
288 u32 rx_drops_no_pbuf;
289 u32 rx_drops_no_txpb;
290 u32 rx_drops_no_erx_descr;
291 u32 rx_drops_no_tpre_descr;
292 u32 rx_drops_too_many_frags;
ac124ff9
SP
293 u32 forwarded_packets;
294 u32 rx_drops_mtu;
295 u32 rx_crc_errors;
296 u32 rx_alignment_symbol_errors;
297 u32 rx_pause_frames;
298 u32 rx_priority_pause_frames;
299 u32 rx_control_frames;
300 u32 rx_in_range_errors;
301 u32 rx_out_range_errors;
302 u32 rx_frame_too_long;
18fb06a1 303 u32 rx_address_filtered;
ac124ff9
SP
304 u32 rx_dropped_too_small;
305 u32 rx_dropped_too_short;
306 u32 rx_dropped_header_too_small;
307 u32 rx_dropped_tcp_length;
308 u32 rx_dropped_runt;
309 u32 rx_ip_checksum_errs;
310 u32 rx_tcp_checksum_errs;
311 u32 rx_udp_checksum_errs;
312 u32 tx_pauseframes;
313 u32 tx_priority_pauseframes;
314 u32 tx_controlframes;
315 u32 rxpp_fifo_overflow_drop;
316 u32 rx_input_fifo_overflow_drop;
317 u32 pmem_fifo_overflow_drop;
318 u32 jabber_events;
609ff3bb
AK
319};
320
64600ea5 321struct be_vf_cfg {
11ac75ed
SP
322 unsigned char mac_addr[ETH_ALEN];
323 int if_handle;
324 int pmac_id;
f1f3ee1b 325 u16 def_vid;
11ac75ed
SP
326 u16 vlan_tag;
327 u32 tx_rate;
64600ea5
AK
328};
329
39f1d94d
SP
330enum vf_state {
331 ENABLED = 0,
332 ASSIGNED = 1
333};
334
b236916a 335#define BE_FLAGS_LINK_STATUS_INIT 1
191eb756 336#define BE_FLAGS_WORKER_SCHEDULED (1 << 3)
d9d604f8 337#define BE_FLAGS_VLAN_PROMISC (1 << 4)
04d3d624 338#define BE_FLAGS_NAPI_ENABLED (1 << 9)
fbc13f01
AK
339#define BE_UC_PMAC_COUNT 30
340#define BE_VF_UC_PMAC_COUNT 2
bc0c3405 341#define BE_FLAGS_QNQ_ASYNC_EVT_RCVD (1 << 11)
b236916a 342
5c510811
SK
343/* Ethtool set_dump flags */
344#define LANCER_INITIATE_FW_DUMP 0x1
345
42f11cf2
AK
346struct phy_info {
347 u8 transceiver;
348 u8 autoneg;
349 u8 fc_autoneg;
350 u8 port_type;
351 u16 phy_type;
352 u16 interface_type;
353 u32 misc_params;
354 u16 auto_speeds_supported;
355 u16 fixed_speeds_supported;
356 int link_speed;
42f11cf2
AK
357 u32 dac_cable_len;
358 u32 advertising;
359 u32 supported;
360};
361
92bf14ab
SP
362struct be_resources {
363 u16 max_vfs; /* Total VFs "really" supported by FW/HW */
364 u16 max_mcast_mac;
365 u16 max_tx_qs;
366 u16 max_rss_qs;
367 u16 max_rx_qs;
368 u16 max_uc_mac; /* Max UC MACs programmable */
369 u16 max_vlans; /* Number of vlans supported */
370 u16 max_evt_qs;
371 u32 if_cap_flags;
372};
373
6b7c5b94
SP
374struct be_adapter {
375 struct pci_dev *pdev;
376 struct net_device *netdev;
377
c5b3ad4c 378 u8 __iomem *csr; /* CSR BAR used only for BE2/3 */
8788fdc2 379 u8 __iomem *db; /* Door Bell */
8788fdc2 380
2984961c 381 struct mutex mbox_lock; /* For serializing mbox cmds to BE card */
8788fdc2
SP
382 struct be_dma_mem mbox_mem;
383 /* Mbox mem is adjusted to align to 16 bytes. The allocated addr
384 * is stored for freeing purpose */
385 struct be_dma_mem mbox_mem_alloced;
386
387 struct be_mcc_obj mcc_obj;
388 spinlock_t mcc_lock; /* For serializing mcc cmds to BE card */
389 spinlock_t mcc_cq_lock;
6b7c5b94 390
92bf14ab
SP
391 u16 cfg_num_qs; /* configured via set-channels */
392 u16 num_evt_qs;
393 u16 num_msix_vec;
394 struct be_eq_obj eq_obj[MAX_EVT_QS];
10ef9ab4 395 struct msix_entry msix_entries[MAX_MSIX_VECTORS];
6b7c5b94
SP
396 bool isr_registered;
397
398 /* TX Rings */
92bf14ab 399 u16 num_tx_qs;
3c8def97 400 struct be_tx_obj tx_obj[MAX_TX_QS];
6b7c5b94
SP
401
402 /* Rx rings */
92bf14ab 403 u16 num_rx_qs;
10ef9ab4 404 struct be_rx_obj rx_obj[MAX_RX_QS];
6b7c5b94
SP
405 u32 big_page_size; /* Compounded page size shared by rx wrbs */
406
609ff3bb 407 struct be_drv_stats drv_stats;
82903e4b 408 u16 vlans_added;
b738127d 409 u8 vlan_tag[VLAN_N_VID];
cc4ce020
SK
410 u8 vlan_prio_bmap; /* Available Priority BitMap */
411 u16 recommended_prio; /* Recommended Priority */
5b8821b7 412 struct be_dma_mem rx_filter; /* Cmd DMA mem for rx-filter */
6b7c5b94 413
3abcdeda 414 struct be_dma_mem stats_cmd;
6b7c5b94
SP
415 /* Work queue used to perform periodic tasks like getting statistics */
416 struct delayed_work work;
609ff3bb 417 u16 work_counter;
6b7c5b94 418
f67ef7ba 419 struct delayed_work func_recovery_work;
b236916a 420 u32 flags;
f25b119c 421 u32 cmd_privileges;
6b7c5b94 422 /* Ethtool knobs and info */
6b7c5b94 423 char fw_ver[FW_VER_LEN];
eeb65ced 424 char fw_on_flash[FW_VER_LEN];
30128031 425 int if_handle; /* Used to configure filtering */
fbc13f01 426 u32 *pmac_id; /* MAC addr handle used by BE card */
1a642469 427 u32 beacon_state; /* for set_phys_id */
6b7c5b94 428
f67ef7ba 429 bool eeh_error;
6589ade0 430 bool fw_timeout;
f67ef7ba
PR
431 bool hw_error;
432
6b7c5b94 433 u32 port_num;
24307eef 434 bool promiscuous;
3486be29 435 u32 function_mode;
3abcdeda 436 u32 function_caps;
9e90c961
AK
437 u32 rx_fc; /* Rx flow control */
438 u32 tx_fc; /* Tx flow control */
b2aebe6d 439 bool stats_cmd_sent;
045508a8
PP
440 u32 if_type;
441 struct {
045508a8
PP
442 u32 size;
443 u32 total_size;
444 u64 io_addr;
445 } roce_db;
446 u32 num_msix_roce_vec;
447 struct ocrdma_dev *ocrdma_dev;
448 struct list_head entry;
449
dd131e76
SB
450 u32 flash_status;
451 struct completion flash_compl;
ba343c77 452
92bf14ab
SP
453 struct be_resources res; /* resources available for the func */
454 u16 num_vfs; /* Number of VFs provisioned by PF */
39f1d94d 455 u8 virtfn;
11ac75ed
SP
456 struct be_vf_cfg *vf_cfg;
457 bool be3_native;
fe6d2a38 458 u32 sli_family;
9e1453c5 459 u8 hba_port_num;
3968fa1e 460 u16 pvid;
42f11cf2 461 struct phy_info phy;
4762f6ce
AK
462 u8 wol_cap;
463 bool wol;
fbc13f01 464 u32 uc_macs; /* Count of secondary UC MAC programmed */
0ad3157e 465 u16 asic_rev;
bc0c3405 466 u16 qnq_vid;
941a77d5 467 u32 msg_enable;
7aeb2156 468 int be_get_temp_freq;
d5c18473 469 u8 pf_number;
594ad54a 470 u64 rss_flags;
6b7c5b94
SP
471};
472
39f1d94d 473#define be_physfn(adapter) (!adapter->virtfn)
11ac75ed 474#define sriov_enabled(adapter) (adapter->num_vfs > 0)
92bf14ab 475#define sriov_want(adapter) (be_max_vfs(adapter) && num_vfs && \
39f1d94d 476 be_physfn(adapter))
11ac75ed
SP
477#define for_all_vfs(adapter, vf_cfg, i) \
478 for (i = 0, vf_cfg = &adapter->vf_cfg[i]; i < adapter->num_vfs; \
479 i++, vf_cfg++)
ba343c77 480
5b8821b7
SP
481#define ON 1
482#define OFF 0
ca34fe38 483
92bf14ab
SP
484#define be_max_vlans(adapter) (adapter->res.max_vlans)
485#define be_max_uc(adapter) (adapter->res.max_uc_mac)
486#define be_max_mc(adapter) (adapter->res.max_mcast_mac)
487#define be_max_vfs(adapter) (adapter->res.max_vfs)
488#define be_max_rss(adapter) (adapter->res.max_rss_qs)
489#define be_max_txqs(adapter) (adapter->res.max_tx_qs)
490#define be_max_prio_txqs(adapter) (adapter->res.max_prio_tx_qs)
491#define be_max_rxqs(adapter) (adapter->res.max_rx_qs)
492#define be_max_eqs(adapter) (adapter->res.max_evt_qs)
493#define be_if_cap_flags(adapter) (adapter->res.if_cap_flags)
494
495static inline u16 be_max_qs(struct be_adapter *adapter)
496{
497 /* If no RSS, need atleast the one def RXQ */
498 u16 num = max_t(u16, be_max_rss(adapter), 1);
499
500 num = min(num, be_max_eqs(adapter));
501 return min_t(u16, num, num_online_cpus());
502}
503
ca34fe38
SP
504#define lancer_chip(adapter) (adapter->pdev->device == OC_DEVICE_ID3 || \
505 adapter->pdev->device == OC_DEVICE_ID4)
fe6d2a38 506
76b73530
PR
507#define skyhawk_chip(adapter) (adapter->pdev->device == OC_DEVICE_ID5 || \
508 adapter->pdev->device == OC_DEVICE_ID6)
d3bd3a5e 509
ca34fe38
SP
510#define BE3_chip(adapter) (adapter->pdev->device == BE_DEVICE_ID2 || \
511 adapter->pdev->device == OC_DEVICE_ID2)
512
513#define BE2_chip(adapter) (adapter->pdev->device == BE_DEVICE_ID1 || \
514 adapter->pdev->device == OC_DEVICE_ID1)
515
516#define BEx_chip(adapter) (BE3_chip(adapter) || BE2_chip(adapter))
d3bd3a5e 517
dbf0f2a7
SP
518#define be_roce_supported(adapter) (skyhawk_chip(adapter) && \
519 (adapter->function_mode & RDMA_ENABLED))
045508a8 520
0fc0b732 521extern const struct ethtool_ops be_ethtool_ops;
6b7c5b94 522
ac6a0c4a 523#define msix_enabled(adapter) (adapter->num_msix_vec > 0)
10ef9ab4
SP
524#define num_irqs(adapter) (msix_enabled(adapter) ? \
525 adapter->num_msix_vec : 1)
526#define tx_stats(txo) (&(txo)->stats)
527#define rx_stats(rxo) (&(rxo)->stats)
6b7c5b94 528
10ef9ab4
SP
529/* The default RXQ is the last RXQ */
530#define default_rxo(adpt) (&adpt->rx_obj[adpt->num_rx_qs - 1])
6b7c5b94 531
3abcdeda
SP
532#define for_all_rx_queues(adapter, rxo, i) \
533 for (i = 0, rxo = &adapter->rx_obj[i]; i < adapter->num_rx_qs; \
534 i++, rxo++)
535
10ef9ab4 536/* Skip the default non-rss queue (last one)*/
3abcdeda 537#define for_all_rss_queues(adapter, rxo, i) \
10ef9ab4 538 for (i = 0, rxo = &adapter->rx_obj[i]; i < (adapter->num_rx_qs - 1);\
3abcdeda
SP
539 i++, rxo++)
540
3c8def97
SP
541#define for_all_tx_queues(adapter, txo, i) \
542 for (i = 0, txo = &adapter->tx_obj[i]; i < adapter->num_tx_qs; \
543 i++, txo++)
544
10ef9ab4
SP
545#define for_all_evt_queues(adapter, eqo, i) \
546 for (i = 0, eqo = &adapter->eq_obj[i]; i < adapter->num_evt_qs; \
547 i++, eqo++)
548
549#define is_mcc_eqo(eqo) (eqo->idx == 0)
550#define mcc_eqo(adapter) (&adapter->eq_obj[0])
551
6b7c5b94
SP
552#define PAGE_SHIFT_4K 12
553#define PAGE_SIZE_4K (1 << PAGE_SHIFT_4K)
554
555/* Returns number of pages spanned by the data starting at the given addr */
556#define PAGES_4K_SPANNED(_address, size) \
557 ((u32)((((size_t)(_address) & (PAGE_SIZE_4K - 1)) + \
558 (size) + (PAGE_SIZE_4K - 1)) >> PAGE_SHIFT_4K))
559
6b7c5b94
SP
560/* Returns bit offset within a DWORD of a bitfield */
561#define AMAP_BIT_OFFSET(_struct, field) \
562 (((size_t)&(((_struct *)0)->field))%32)
563
564/* Returns the bit mask of the field that is NOT shifted into location. */
565static inline u32 amap_mask(u32 bitsize)
566{
567 return (bitsize == 32 ? 0xFFFFFFFF : (1 << bitsize) - 1);
568}
569
570static inline void
571amap_set(void *ptr, u32 dw_offset, u32 mask, u32 offset, u32 value)
572{
573 u32 *dw = (u32 *) ptr + dw_offset;
574 *dw &= ~(mask << offset);
575 *dw |= (mask & value) << offset;
576}
577
578#define AMAP_SET_BITS(_struct, field, ptr, val) \
579 amap_set(ptr, \
580 offsetof(_struct, field)/32, \
581 amap_mask(sizeof(((_struct *)0)->field)), \
582 AMAP_BIT_OFFSET(_struct, field), \
583 val)
584
585static inline u32 amap_get(void *ptr, u32 dw_offset, u32 mask, u32 offset)
586{
587 u32 *dw = (u32 *) ptr;
588 return mask & (*(dw + dw_offset) >> offset);
589}
590
591#define AMAP_GET_BITS(_struct, field, ptr) \
592 amap_get(ptr, \
593 offsetof(_struct, field)/32, \
594 amap_mask(sizeof(((_struct *)0)->field)), \
595 AMAP_BIT_OFFSET(_struct, field))
596
597#define be_dws_cpu_to_le(wrb, len) swap_dws(wrb, len)
598#define be_dws_le_to_cpu(wrb, len) swap_dws(wrb, len)
599static inline void swap_dws(void *wrb, int len)
600{
601#ifdef __BIG_ENDIAN
602 u32 *dw = wrb;
603 BUG_ON(len % 4);
604 do {
605 *dw = cpu_to_le32(*dw);
606 dw++;
607 len -= 4;
608 } while (len);
609#endif /* __BIG_ENDIAN */
610}
611
612static inline u8 is_tcp_pkt(struct sk_buff *skb)
613{
614 u8 val = 0;
615
616 if (ip_hdr(skb)->version == 4)
617 val = (ip_hdr(skb)->protocol == IPPROTO_TCP);
618 else if (ip_hdr(skb)->version == 6)
619 val = (ipv6_hdr(skb)->nexthdr == NEXTHDR_TCP);
620
621 return val;
622}
623
624static inline u8 is_udp_pkt(struct sk_buff *skb)
625{
626 u8 val = 0;
627
628 if (ip_hdr(skb)->version == 4)
629 val = (ip_hdr(skb)->protocol == IPPROTO_UDP);
630 else if (ip_hdr(skb)->version == 6)
631 val = (ipv6_hdr(skb)->nexthdr == NEXTHDR_UDP);
632
633 return val;
634}
635
93040ae5
SK
636static inline bool is_ipv4_pkt(struct sk_buff *skb)
637{
e8efcec5 638 return skb->protocol == htons(ETH_P_IP) && ip_hdr(skb)->version == 4;
93040ae5
SK
639}
640
6d87f5c3
AK
641static inline void be_vf_eth_addr_generate(struct be_adapter *adapter, u8 *mac)
642{
643 u32 addr;
644
645 addr = jhash(adapter->netdev->dev_addr, ETH_ALEN, 0);
646
647 mac[5] = (u8)(addr & 0xFF);
648 mac[4] = (u8)((addr >> 8) & 0xFF);
649 mac[3] = (u8)((addr >> 16) & 0xFF);
7a2414a5
AK
650 /* Use the OUI from the current MAC address */
651 memcpy(mac, adapter->netdev->dev_addr, 3);
6d87f5c3
AK
652}
653
4b972914
AK
654static inline bool be_multi_rxq(const struct be_adapter *adapter)
655{
656 return adapter->num_rx_qs > 1;
657}
658
6589ade0
SP
659static inline bool be_error(struct be_adapter *adapter)
660{
f67ef7ba
PR
661 return adapter->eeh_error || adapter->hw_error || adapter->fw_timeout;
662}
663
d23e946c 664static inline bool be_hw_error(struct be_adapter *adapter)
f67ef7ba
PR
665{
666 return adapter->eeh_error || adapter->hw_error;
667}
668
669static inline void be_clear_all_error(struct be_adapter *adapter)
670{
671 adapter->eeh_error = false;
672 adapter->hw_error = false;
673 adapter->fw_timeout = false;
6589ade0
SP
674}
675
4762f6ce
AK
676static inline bool be_is_wol_excluded(struct be_adapter *adapter)
677{
678 struct pci_dev *pdev = adapter->pdev;
679
680 if (!be_physfn(adapter))
681 return true;
682
683 switch (pdev->subsystem_device) {
684 case OC_SUBSYS_DEVICE_ID1:
685 case OC_SUBSYS_DEVICE_ID2:
686 case OC_SUBSYS_DEVICE_ID3:
687 case OC_SUBSYS_DEVICE_ID4:
688 return true;
689 default:
690 return false;
691 }
692}
693
bc0c3405
AK
694static inline int qnq_async_evt_rcvd(struct be_adapter *adapter)
695{
696 return adapter->flags & BE_FLAGS_QNQ_ASYNC_EVT_RCVD;
697}
698
8788fdc2 699extern void be_cq_notify(struct be_adapter *adapter, u16 qid, bool arm,
5fb379ee 700 u16 num_popped);
b236916a 701extern void be_link_status_update(struct be_adapter *adapter, u8 link_status);
89a88ab8 702extern void be_parse_stats(struct be_adapter *adapter);
84517482 703extern int be_load_fw(struct be_adapter *adapter, u8 *func);
4762f6ce 704extern bool be_is_wol_supported(struct be_adapter *adapter);
42f11cf2 705extern bool be_pause_supported(struct be_adapter *adapter);
941a77d5 706extern u32 be_get_fw_log_level(struct be_adapter *adapter);
68d7bdcb
SP
707int be_update_queues(struct be_adapter *adapter);
708int be_poll(struct napi_struct *napi, int budget);
941a77d5 709
045508a8
PP
710/*
711 * internal function to initialize-cleanup roce device.
712 */
713extern void be_roce_dev_add(struct be_adapter *);
714extern void be_roce_dev_remove(struct be_adapter *);
715
716/*
717 * internal function to open-close roce device during ifup-ifdown.
718 */
719extern void be_roce_dev_open(struct be_adapter *);
720extern void be_roce_dev_close(struct be_adapter *);
721
6b7c5b94 722#endif /* BE_H */
This page took 0.502071 seconds and 5 git commands to generate.