Commit | Line | Data |
---|---|---|
511e6bc0 | 1 | /* |
2 | * Copyright (c) 2014-2015 Hisilicon Limited. | |
3 | * | |
4 | * This program is free software; you can redistribute it and/or modify | |
5 | * it under the terms of the GNU General Public License as published by | |
6 | * the Free Software Foundation; either version 2 of the License, or | |
7 | * (at your option) any later version. | |
8 | */ | |
9 | ||
10 | #ifndef _HNS_DSAF_RCB_H | |
11 | #define _HNS_DSAF_RCB_H | |
12 | ||
13 | #include <linux/netdevice.h> | |
14 | #include <linux/platform_device.h> | |
15 | ||
16 | #include "hnae.h" | |
17 | #include "hns_dsaf_main.h" | |
18 | ||
19 | struct rcb_common_cb; | |
20 | ||
21 | #define HNS_RCB_IRQ_NUM_PER_QUEUE 2 | |
22 | #define HNS_RCB_IRQ_IDX_TX 0 | |
23 | #define HNS_RCB_IRQ_IDX_RX 1 | |
24 | #define HNS_RCB_TX_REG_OFFSET 0x40 | |
25 | ||
26 | #define HNS_RCB_SERVICE_NW_ENGINE_NUM DSAF_COMM_CHN | |
27 | #define HNS_RCB_DEBUG_NW_ENGINE_NUM 1 | |
28 | #define HNS_RCB_RING_MAX_BD_PER_PKT 3 | |
13ac695e S |
29 | #define HNS_RCB_RING_MAX_TXBD_PER_PKT 3 |
30 | #define HNS_RCBV2_RING_MAX_TXBD_PER_PKT 8 | |
511e6bc0 | 31 | #define HNS_RCB_MAX_PKT_SIZE MAC_MAX_MTU |
32 | ||
33 | #define HNS_RCB_RING_MAX_PENDING_BD 1024 | |
34 | #define HNS_RCB_RING_MIN_PENDING_BD 16 | |
35 | ||
36 | #define HNS_RCB_REG_OFFSET 0x10000 | |
37 | ||
38 | #define HNS_RCB_MAX_COALESCED_FRAMES 1023 | |
39 | #define HNS_RCB_MIN_COALESCED_FRAMES 1 | |
40 | #define HNS_RCB_DEF_COALESCED_FRAMES 50 | |
41 | #define HNS_RCB_MAX_TIME_OUT 0x500 | |
42 | ||
43 | #define HNS_RCB_COMMON_ENDIAN 1 | |
44 | ||
45 | #define HNS_BD_SIZE_512_TYPE 0 | |
46 | #define HNS_BD_SIZE_1024_TYPE 1 | |
47 | #define HNS_BD_SIZE_2048_TYPE 2 | |
48 | #define HNS_BD_SIZE_4096_TYPE 3 | |
49 | ||
50 | #define HNS_RCB_COMMON_DUMP_REG_NUM 80 | |
51 | #define HNS_RCB_RING_DUMP_REG_NUM 40 | |
52 | #define HNS_RING_STATIC_REG_NUM 28 | |
53 | ||
54 | #define HNS_DUMP_REG_NUM 500 | |
55 | #define HNS_STATIC_REG_NUM 12 | |
56 | ||
57 | enum rcb_int_flag { | |
58 | RCB_INT_FLAG_TX = 0x1, | |
59 | RCB_INT_FLAG_RX = (0x1 << 1), | |
60 | RCB_INT_FLAG_MAX = (0x1 << 2), /*must be the last element */ | |
61 | }; | |
62 | ||
63 | struct hns_ring_hw_stats { | |
64 | u64 tx_pkts; | |
65 | u64 ppe_tx_ok_pkts; | |
66 | u64 ppe_tx_drop_pkts; | |
67 | u64 rx_pkts; | |
68 | u64 ppe_rx_ok_pkts; | |
69 | u64 ppe_rx_drop_pkts; | |
70 | }; | |
71 | ||
72 | struct ring_pair_cb { | |
73 | struct rcb_common_cb *rcb_common; /* ring belongs to */ | |
74 | struct device *dev; /*device for DMA mapping */ | |
75 | struct hnae_queue q; | |
76 | ||
77 | u16 index; /* global index in a rcb common device */ | |
78 | u16 buf_size; | |
79 | ||
80 | int virq[HNS_RCB_IRQ_NUM_PER_QUEUE]; | |
81 | ||
82 | u8 port_id_in_dsa; | |
83 | u8 used_by_vf; | |
84 | ||
85 | struct hns_ring_hw_stats hw_stats; | |
86 | }; | |
87 | ||
88 | struct rcb_common_cb { | |
89 | u8 __iomem *io_base; | |
90 | phys_addr_t phy_base; | |
91 | struct dsaf_device *dsaf_dev; | |
92 | u16 max_vfn; | |
93 | u16 max_q_per_vf; | |
94 | ||
95 | u8 comm_index; | |
96 | u32 ring_num; | |
97 | u32 coalesced_frames; /* frames threshold of rx interrupt */ | |
98 | u32 timeout; /* time threshold of rx interrupt */ | |
99 | u32 desc_num; /* desc num per queue*/ | |
100 | ||
101 | struct ring_pair_cb ring_pair_cb[0]; | |
102 | }; | |
103 | ||
104 | int hns_rcb_buf_size2type(u32 buf_size); | |
105 | ||
106 | int hns_rcb_common_get_cfg(struct dsaf_device *dsaf_dev, int comm_index); | |
107 | void hns_rcb_common_free_cfg(struct dsaf_device *dsaf_dev, u32 comm_index); | |
108 | int hns_rcb_common_init_hw(struct rcb_common_cb *rcb_common); | |
109 | void hns_rcb_start(struct hnae_queue *q, u32 val); | |
110 | void hns_rcb_get_cfg(struct rcb_common_cb *rcb_common); | |
4568637f | 111 | void hns_rcb_get_queue_mode(enum dsaf_mode dsaf_mode, int comm_index, |
112 | u16 *max_vfn, u16 *max_q_per_vf); | |
511e6bc0 | 113 | |
13ac695e S |
114 | void hns_rcb_common_init_commit_hw(struct rcb_common_cb *rcb_common); |
115 | ||
511e6bc0 | 116 | void hns_rcb_ring_enable_hw(struct hnae_queue *q, u32 val); |
117 | void hns_rcb_int_clr_hw(struct hnae_queue *q, u32 flag); | |
118 | void hns_rcb_int_ctrl_hw(struct hnae_queue *q, u32 flag, u32 enable); | |
13ac695e S |
119 | void hns_rcbv2_int_ctrl_hw(struct hnae_queue *q, u32 flag, u32 mask); |
120 | void hns_rcbv2_int_clr_hw(struct hnae_queue *q, u32 flag); | |
121 | ||
511e6bc0 | 122 | void hns_rcb_init_hw(struct ring_pair_cb *ring); |
123 | void hns_rcb_reset_ring_hw(struct hnae_queue *q); | |
124 | void hns_rcb_wait_fbd_clean(struct hnae_queue **qs, int q_num, u32 flag); | |
125 | ||
126 | u32 hns_rcb_get_coalesced_frames(struct dsaf_device *dsaf_dev, int comm_index); | |
127 | u32 hns_rcb_get_coalesce_usecs(struct dsaf_device *dsaf_dev, int comm_index); | |
128 | void hns_rcb_set_coalesce_usecs(struct dsaf_device *dsaf_dev, | |
129 | int comm_index, u32 timeout); | |
130 | int hns_rcb_set_coalesced_frames(struct dsaf_device *dsaf_dev, | |
131 | int comm_index, u32 coalesce_frames); | |
132 | void hns_rcb_update_stats(struct hnae_queue *queue); | |
133 | ||
134 | void hns_rcb_get_stats(struct hnae_queue *queue, u64 *data); | |
135 | ||
136 | void hns_rcb_get_common_regs(struct rcb_common_cb *rcb_common, void *data); | |
137 | ||
138 | int hns_rcb_get_ring_sset_count(int stringset); | |
139 | int hns_rcb_get_common_regs_count(void); | |
140 | int hns_rcb_get_ring_regs_count(void); | |
141 | ||
142 | void hns_rcb_get_ring_regs(struct hnae_queue *queue, void *data); | |
143 | ||
144 | void hns_rcb_get_strings(int stringset, u8 *data, int index); | |
145 | #endif /* _HNS_DSAF_RCB_H */ |