Commit | Line | Data |
---|---|---|
86641094 JK |
1 | /* Intel(R) Ethernet Switch Host Interface Driver |
2 | * Copyright(c) 2013 - 2016 Intel Corporation. | |
04a5aefb AD |
3 | * |
4 | * This program is free software; you can redistribute it and/or modify it | |
5 | * under the terms and conditions of the GNU General Public License, | |
6 | * version 2, as published by the Free Software Foundation. | |
7 | * | |
8 | * This program is distributed in the hope it will be useful, but WITHOUT | |
9 | * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
10 | * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for | |
11 | * more details. | |
12 | * | |
13 | * The full GNU General Public License is included in this distribution in | |
14 | * the file called "COPYING". | |
15 | * | |
16 | * Contact Information: | |
17 | * e1000-devel Mailing List <e1000-devel@lists.sourceforge.net> | |
18 | * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497 | |
19 | */ | |
20 | ||
21 | #ifndef _FM10K_COMMON_H_ | |
22 | #define _FM10K_COMMON_H_ | |
23 | ||
24 | #include "fm10k_type.h" | |
25 | ||
26 | #define FM10K_REMOVED(hw_addr) unlikely(!(hw_addr)) | |
27 | ||
28 | /* PCI configuration read */ | |
29 | u16 fm10k_read_pci_cfg_word(struct fm10k_hw *hw, u32 reg); | |
30 | ||
31 | /* read operations, indexed using DWORDS */ | |
32 | u32 fm10k_read_reg(struct fm10k_hw *hw, int reg); | |
33 | ||
34 | /* write operations, indexed using DWORDS */ | |
35 | #define fm10k_write_reg(hw, reg, val) \ | |
36 | do { \ | |
37 | u32 __iomem *hw_addr = ACCESS_ONCE((hw)->hw_addr); \ | |
38 | if (!FM10K_REMOVED(hw_addr)) \ | |
39 | writel((val), &hw_addr[(reg)]); \ | |
40 | } while (0) | |
41 | ||
5f226ddb AD |
42 | /* Switch register write operations, index using DWORDS */ |
43 | #define fm10k_write_sw_reg(hw, reg, val) \ | |
44 | do { \ | |
45 | u32 __iomem *sw_addr = ACCESS_ONCE((hw)->sw_addr); \ | |
46 | if (!FM10K_REMOVED(sw_addr)) \ | |
47 | writel((val), &sw_addr[(reg)]); \ | |
48 | } while (0) | |
49 | ||
04a5aefb AD |
50 | /* read ctrl register which has no clear on read fields as PCIe flush */ |
51 | #define fm10k_write_flush(hw) fm10k_read_reg((hw), FM10K_CTRL) | |
b6fec18f AD |
52 | s32 fm10k_get_bus_info_generic(struct fm10k_hw *hw); |
53 | s32 fm10k_get_invariants_generic(struct fm10k_hw *hw); | |
54 | s32 fm10k_disable_queues_generic(struct fm10k_hw *hw, u16 q_cnt); | |
55 | s32 fm10k_start_hw_generic(struct fm10k_hw *hw); | |
56 | s32 fm10k_stop_hw_generic(struct fm10k_hw *hw); | |
57 | u32 fm10k_read_hw_stats_32b(struct fm10k_hw *hw, u32 addr, | |
58 | struct fm10k_hw_stat *stat); | |
59 | #define fm10k_update_hw_base_32b(stat, delta) ((stat)->base_l += (delta)) | |
60 | void fm10k_update_hw_stats_q(struct fm10k_hw *hw, struct fm10k_hw_stats_q *q, | |
61 | u32 idx, u32 count); | |
62 | #define fm10k_unbind_hw_stats_32b(s) ((s)->base_h = 0) | |
63 | void fm10k_unbind_hw_stats_q(struct fm10k_hw_stats_q *q, u32 idx, u32 count); | |
64 | s32 fm10k_get_host_state_generic(struct fm10k_hw *hw, bool *host_ready); | |
04a5aefb | 65 | #endif /* _FM10K_COMMON_H_ */ |