Commit | Line | Data |
---|---|---|
b3890e30 | 1 | /* Intel Ethernet Switch Host Interface Driver |
97c71e3c | 2 | * Copyright(c) 2013 - 2015 Intel Corporation. |
b3890e30 AD |
3 | * |
4 | * This program is free software; you can redistribute it and/or modify it | |
5 | * under the terms and conditions of the GNU General Public License, | |
6 | * version 2, as published by the Free Software Foundation. | |
7 | * | |
8 | * This program is distributed in the hope it will be useful, but WITHOUT | |
9 | * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
10 | * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for | |
11 | * more details. | |
12 | * | |
13 | * The full GNU General Public License is included in this distribution in | |
14 | * the file called "COPYING". | |
15 | * | |
16 | * Contact Information: | |
17 | * e1000-devel Mailing List <e1000-devel@lists.sourceforge.net> | |
18 | * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497 | |
19 | */ | |
20 | ||
21 | #include <linux/module.h> | |
19ae1b3f | 22 | #include <linux/aer.h> |
b3890e30 AD |
23 | |
24 | #include "fm10k.h" | |
25 | ||
0e7b3644 AD |
26 | static const struct fm10k_info *fm10k_info_tbl[] = { |
27 | [fm10k_device_pf] = &fm10k_pf_info, | |
5cb8db4a | 28 | [fm10k_device_vf] = &fm10k_vf_info, |
0e7b3644 AD |
29 | }; |
30 | ||
b3890e30 AD |
31 | /** |
32 | * fm10k_pci_tbl - PCI Device ID Table | |
33 | * | |
34 | * Wildcard entries (PCI_ANY_ID) should come last | |
35 | * Last entry must be all 0s | |
36 | * | |
37 | * { Vendor ID, Device ID, SubVendor ID, SubDevice ID, | |
38 | * Class, Class Mask, private data (not used) } | |
39 | */ | |
40 | static const struct pci_device_id fm10k_pci_tbl[] = { | |
0e7b3644 | 41 | { PCI_VDEVICE(INTEL, FM10K_DEV_ID_PF), fm10k_device_pf }, |
5cb8db4a | 42 | { PCI_VDEVICE(INTEL, FM10K_DEV_ID_VF), fm10k_device_vf }, |
b3890e30 AD |
43 | /* required last entry */ |
44 | { 0, } | |
45 | }; | |
46 | MODULE_DEVICE_TABLE(pci, fm10k_pci_tbl); | |
47 | ||
04a5aefb AD |
48 | u16 fm10k_read_pci_cfg_word(struct fm10k_hw *hw, u32 reg) |
49 | { | |
50 | struct fm10k_intfc *interface = hw->back; | |
51 | u16 value = 0; | |
52 | ||
53 | if (FM10K_REMOVED(hw->hw_addr)) | |
54 | return ~value; | |
55 | ||
56 | pci_read_config_word(interface->pdev, reg, &value); | |
57 | if (value == 0xFFFF) | |
58 | fm10k_write_flush(hw); | |
59 | ||
60 | return value; | |
61 | } | |
62 | ||
63 | u32 fm10k_read_reg(struct fm10k_hw *hw, int reg) | |
64 | { | |
65 | u32 __iomem *hw_addr = ACCESS_ONCE(hw->hw_addr); | |
66 | u32 value = 0; | |
67 | ||
68 | if (FM10K_REMOVED(hw_addr)) | |
69 | return ~value; | |
70 | ||
71 | value = readl(&hw_addr[reg]); | |
0e7b3644 AD |
72 | if (!(~value) && (!reg || !(~readl(hw_addr)))) { |
73 | struct fm10k_intfc *interface = hw->back; | |
74 | struct net_device *netdev = interface->netdev; | |
75 | ||
04a5aefb | 76 | hw->hw_addr = NULL; |
0e7b3644 AD |
77 | netif_device_detach(netdev); |
78 | netdev_err(netdev, "PCIe link lost, device now detached\n"); | |
79 | } | |
04a5aefb AD |
80 | |
81 | return value; | |
82 | } | |
83 | ||
0e7b3644 AD |
84 | static int fm10k_hw_ready(struct fm10k_intfc *interface) |
85 | { | |
86 | struct fm10k_hw *hw = &interface->hw; | |
87 | ||
88 | fm10k_write_flush(hw); | |
89 | ||
90 | return FM10K_REMOVED(hw->hw_addr) ? -ENODEV : 0; | |
91 | } | |
92 | ||
b7d8514c AD |
93 | void fm10k_service_event_schedule(struct fm10k_intfc *interface) |
94 | { | |
95 | if (!test_bit(__FM10K_SERVICE_DISABLE, &interface->state) && | |
96 | !test_and_set_bit(__FM10K_SERVICE_SCHED, &interface->state)) | |
b382bb1b | 97 | queue_work(fm10k_workqueue, &interface->service_task); |
b7d8514c AD |
98 | } |
99 | ||
100 | static void fm10k_service_event_complete(struct fm10k_intfc *interface) | |
101 | { | |
102 | BUG_ON(!test_bit(__FM10K_SERVICE_SCHED, &interface->state)); | |
103 | ||
104 | /* flush memory to make sure state is correct before next watchog */ | |
105 | smp_mb__before_atomic(); | |
106 | clear_bit(__FM10K_SERVICE_SCHED, &interface->state); | |
107 | } | |
108 | ||
109 | /** | |
110 | * fm10k_service_timer - Timer Call-back | |
111 | * @data: pointer to interface cast into an unsigned long | |
112 | **/ | |
113 | static void fm10k_service_timer(unsigned long data) | |
114 | { | |
115 | struct fm10k_intfc *interface = (struct fm10k_intfc *)data; | |
116 | ||
117 | /* Reset the timer */ | |
118 | mod_timer(&interface->service_timer, (HZ * 2) + jiffies); | |
119 | ||
120 | fm10k_service_event_schedule(interface); | |
121 | } | |
122 | ||
123 | static void fm10k_detach_subtask(struct fm10k_intfc *interface) | |
124 | { | |
125 | struct net_device *netdev = interface->netdev; | |
126 | ||
127 | /* do nothing if device is still present or hw_addr is set */ | |
128 | if (netif_device_present(netdev) || interface->hw.hw_addr) | |
129 | return; | |
130 | ||
131 | rtnl_lock(); | |
132 | ||
133 | if (netif_running(netdev)) | |
134 | dev_close(netdev); | |
135 | ||
136 | rtnl_unlock(); | |
137 | } | |
138 | ||
139 | static void fm10k_reinit(struct fm10k_intfc *interface) | |
140 | { | |
141 | struct net_device *netdev = interface->netdev; | |
142 | struct fm10k_hw *hw = &interface->hw; | |
143 | int err; | |
144 | ||
145 | WARN_ON(in_interrupt()); | |
146 | ||
147 | /* put off any impending NetWatchDogTimeout */ | |
148 | netdev->trans_start = jiffies; | |
149 | ||
150 | while (test_and_set_bit(__FM10K_RESETTING, &interface->state)) | |
151 | usleep_range(1000, 2000); | |
152 | ||
153 | rtnl_lock(); | |
154 | ||
883a9ccb AD |
155 | fm10k_iov_suspend(interface->pdev); |
156 | ||
b7d8514c AD |
157 | if (netif_running(netdev)) |
158 | fm10k_close(netdev); | |
159 | ||
160 | fm10k_mbx_free_irq(interface); | |
161 | ||
875328e4 JK |
162 | /* free interrupts */ |
163 | fm10k_clear_queueing_scheme(interface); | |
164 | ||
b7d8514c AD |
165 | /* delay any future reset requests */ |
166 | interface->last_reset = jiffies + (10 * HZ); | |
167 | ||
168 | /* reset and initialize the hardware so it is in a known state */ | |
1343c65f JK |
169 | err = hw->mac.ops.reset_hw(hw); |
170 | if (err) { | |
171 | dev_err(&interface->pdev->dev, "reset_hw failed: %d\n", err); | |
172 | goto reinit_err; | |
173 | } | |
174 | ||
175 | err = hw->mac.ops.init_hw(hw); | |
176 | if (err) { | |
b7d8514c | 177 | dev_err(&interface->pdev->dev, "init_hw failed: %d\n", err); |
1343c65f JK |
178 | goto reinit_err; |
179 | } | |
b7d8514c | 180 | |
875328e4 JK |
181 | err = fm10k_init_queueing_scheme(interface); |
182 | if (err) { | |
183 | dev_err(&interface->pdev->dev, "init_queueing_scheme failed: %d\n", err); | |
184 | goto reinit_err; | |
185 | } | |
186 | ||
b7d8514c AD |
187 | /* reassociate interrupts */ |
188 | fm10k_mbx_request_irq(interface); | |
189 | ||
bdc7f590 JK |
190 | /* update hardware address for VFs if perm_addr has changed */ |
191 | if (hw->mac.type == fm10k_mac_vf) { | |
192 | if (is_valid_ether_addr(hw->mac.perm_addr)) { | |
193 | ether_addr_copy(hw->mac.addr, hw->mac.perm_addr); | |
194 | ether_addr_copy(netdev->perm_addr, hw->mac.perm_addr); | |
195 | ether_addr_copy(netdev->dev_addr, hw->mac.perm_addr); | |
196 | netdev->addr_assign_type &= ~NET_ADDR_RANDOM; | |
197 | } | |
198 | ||
199 | if (hw->mac.vlan_override) | |
200 | netdev->features &= ~NETIF_F_HW_VLAN_CTAG_RX; | |
201 | else | |
202 | netdev->features |= NETIF_F_HW_VLAN_CTAG_RX; | |
203 | } | |
204 | ||
a211e013 AD |
205 | /* reset clock */ |
206 | fm10k_ts_reset(interface); | |
207 | ||
b7d8514c AD |
208 | if (netif_running(netdev)) |
209 | fm10k_open(netdev); | |
210 | ||
883a9ccb AD |
211 | fm10k_iov_resume(interface->pdev); |
212 | ||
1343c65f JK |
213 | reinit_err: |
214 | if (err) | |
215 | netif_device_detach(netdev); | |
216 | ||
b7d8514c AD |
217 | rtnl_unlock(); |
218 | ||
219 | clear_bit(__FM10K_RESETTING, &interface->state); | |
220 | } | |
221 | ||
222 | static void fm10k_reset_subtask(struct fm10k_intfc *interface) | |
223 | { | |
224 | if (!(interface->flags & FM10K_FLAG_RESET_REQUESTED)) | |
225 | return; | |
226 | ||
227 | interface->flags &= ~FM10K_FLAG_RESET_REQUESTED; | |
228 | ||
229 | netdev_err(interface->netdev, "Reset interface\n"); | |
b7d8514c AD |
230 | |
231 | fm10k_reinit(interface); | |
232 | } | |
233 | ||
234 | /** | |
235 | * fm10k_configure_swpri_map - Configure Receive SWPRI to PC mapping | |
236 | * @interface: board private structure | |
237 | * | |
238 | * Configure the SWPRI to PC mapping for the port. | |
239 | **/ | |
240 | static void fm10k_configure_swpri_map(struct fm10k_intfc *interface) | |
241 | { | |
242 | struct net_device *netdev = interface->netdev; | |
243 | struct fm10k_hw *hw = &interface->hw; | |
244 | int i; | |
245 | ||
246 | /* clear flag indicating update is needed */ | |
247 | interface->flags &= ~FM10K_FLAG_SWPRI_CONFIG; | |
248 | ||
249 | /* these registers are only available on the PF */ | |
250 | if (hw->mac.type != fm10k_mac_pf) | |
251 | return; | |
252 | ||
253 | /* configure SWPRI to PC map */ | |
254 | for (i = 0; i < FM10K_SWPRI_MAX; i++) | |
255 | fm10k_write_reg(hw, FM10K_SWPRI_MAP(i), | |
256 | netdev_get_prio_tc_map(netdev, i)); | |
257 | } | |
258 | ||
259 | /** | |
260 | * fm10k_watchdog_update_host_state - Update the link status based on host. | |
261 | * @interface: board private structure | |
262 | **/ | |
263 | static void fm10k_watchdog_update_host_state(struct fm10k_intfc *interface) | |
264 | { | |
265 | struct fm10k_hw *hw = &interface->hw; | |
266 | s32 err; | |
267 | ||
268 | if (test_bit(__FM10K_LINK_DOWN, &interface->state)) { | |
269 | interface->host_ready = false; | |
270 | if (time_is_after_jiffies(interface->link_down_event)) | |
271 | return; | |
272 | clear_bit(__FM10K_LINK_DOWN, &interface->state); | |
273 | } | |
274 | ||
275 | if (interface->flags & FM10K_FLAG_SWPRI_CONFIG) { | |
276 | if (rtnl_trylock()) { | |
277 | fm10k_configure_swpri_map(interface); | |
278 | rtnl_unlock(); | |
279 | } | |
280 | } | |
281 | ||
282 | /* lock the mailbox for transmit and receive */ | |
283 | fm10k_mbx_lock(interface); | |
284 | ||
285 | err = hw->mac.ops.get_host_state(hw, &interface->host_ready); | |
286 | if (err && time_is_before_jiffies(interface->last_reset)) | |
287 | interface->flags |= FM10K_FLAG_RESET_REQUESTED; | |
288 | ||
289 | /* free the lock */ | |
290 | fm10k_mbx_unlock(interface); | |
291 | } | |
292 | ||
293 | /** | |
294 | * fm10k_mbx_subtask - Process upstream and downstream mailboxes | |
295 | * @interface: board private structure | |
296 | * | |
297 | * This function will process both the upstream and downstream mailboxes. | |
b7d8514c AD |
298 | **/ |
299 | static void fm10k_mbx_subtask(struct fm10k_intfc *interface) | |
300 | { | |
301 | /* process upstream mailbox and update device state */ | |
302 | fm10k_watchdog_update_host_state(interface); | |
883a9ccb AD |
303 | |
304 | /* process downstream mailboxes */ | |
305 | fm10k_iov_mbx(interface); | |
b7d8514c AD |
306 | } |
307 | ||
308 | /** | |
309 | * fm10k_watchdog_host_is_ready - Update netdev status based on host ready | |
310 | * @interface: board private structure | |
311 | **/ | |
312 | static void fm10k_watchdog_host_is_ready(struct fm10k_intfc *interface) | |
313 | { | |
314 | struct net_device *netdev = interface->netdev; | |
315 | ||
316 | /* only continue if link state is currently down */ | |
317 | if (netif_carrier_ok(netdev)) | |
318 | return; | |
319 | ||
320 | netif_info(interface, drv, netdev, "NIC Link is up\n"); | |
321 | ||
322 | netif_carrier_on(netdev); | |
323 | netif_tx_wake_all_queues(netdev); | |
324 | } | |
325 | ||
326 | /** | |
327 | * fm10k_watchdog_host_not_ready - Update netdev status based on host not ready | |
328 | * @interface: board private structure | |
329 | **/ | |
330 | static void fm10k_watchdog_host_not_ready(struct fm10k_intfc *interface) | |
331 | { | |
332 | struct net_device *netdev = interface->netdev; | |
333 | ||
334 | /* only continue if link state is currently up */ | |
335 | if (!netif_carrier_ok(netdev)) | |
336 | return; | |
337 | ||
338 | netif_info(interface, drv, netdev, "NIC Link is down\n"); | |
339 | ||
340 | netif_carrier_off(netdev); | |
341 | netif_tx_stop_all_queues(netdev); | |
342 | } | |
343 | ||
344 | /** | |
345 | * fm10k_update_stats - Update the board statistics counters. | |
346 | * @interface: board private structure | |
347 | **/ | |
348 | void fm10k_update_stats(struct fm10k_intfc *interface) | |
349 | { | |
350 | struct net_device_stats *net_stats = &interface->netdev->stats; | |
351 | struct fm10k_hw *hw = &interface->hw; | |
80043f3b JK |
352 | u64 hw_csum_tx_good = 0, hw_csum_rx_good = 0, rx_length_errors = 0; |
353 | u64 rx_switch_errors = 0, rx_drops = 0, rx_pp_errors = 0; | |
354 | u64 rx_link_errors = 0; | |
b7d8514c AD |
355 | u64 rx_errors = 0, rx_csum_errors = 0, tx_csum_errors = 0; |
356 | u64 restart_queue = 0, tx_busy = 0, alloc_failed = 0; | |
357 | u64 rx_bytes_nic = 0, rx_pkts_nic = 0, rx_drops_nic = 0; | |
358 | u64 tx_bytes_nic = 0, tx_pkts_nic = 0; | |
359 | u64 bytes, pkts; | |
360 | int i; | |
361 | ||
362 | /* do not allow stats update via service task for next second */ | |
363 | interface->next_stats_update = jiffies + HZ; | |
364 | ||
365 | /* gather some stats to the interface struct that are per queue */ | |
366 | for (bytes = 0, pkts = 0, i = 0; i < interface->num_tx_queues; i++) { | |
367 | struct fm10k_ring *tx_ring = interface->tx_ring[i]; | |
368 | ||
369 | restart_queue += tx_ring->tx_stats.restart_queue; | |
370 | tx_busy += tx_ring->tx_stats.tx_busy; | |
371 | tx_csum_errors += tx_ring->tx_stats.csum_err; | |
372 | bytes += tx_ring->stats.bytes; | |
373 | pkts += tx_ring->stats.packets; | |
80043f3b | 374 | hw_csum_tx_good += tx_ring->tx_stats.csum_good; |
b7d8514c AD |
375 | } |
376 | ||
377 | interface->restart_queue = restart_queue; | |
378 | interface->tx_busy = tx_busy; | |
379 | net_stats->tx_bytes = bytes; | |
380 | net_stats->tx_packets = pkts; | |
381 | interface->tx_csum_errors = tx_csum_errors; | |
80043f3b JK |
382 | interface->hw_csum_tx_good = hw_csum_tx_good; |
383 | ||
b7d8514c AD |
384 | /* gather some stats to the interface struct that are per queue */ |
385 | for (bytes = 0, pkts = 0, i = 0; i < interface->num_rx_queues; i++) { | |
386 | struct fm10k_ring *rx_ring = interface->rx_ring[i]; | |
387 | ||
388 | bytes += rx_ring->stats.bytes; | |
389 | pkts += rx_ring->stats.packets; | |
390 | alloc_failed += rx_ring->rx_stats.alloc_failed; | |
391 | rx_csum_errors += rx_ring->rx_stats.csum_err; | |
392 | rx_errors += rx_ring->rx_stats.errors; | |
80043f3b JK |
393 | hw_csum_rx_good += rx_ring->rx_stats.csum_good; |
394 | rx_switch_errors += rx_ring->rx_stats.switch_errors; | |
395 | rx_drops += rx_ring->rx_stats.drops; | |
396 | rx_pp_errors += rx_ring->rx_stats.pp_errors; | |
397 | rx_link_errors += rx_ring->rx_stats.link_errors; | |
398 | rx_length_errors += rx_ring->rx_stats.length_errors; | |
b7d8514c AD |
399 | } |
400 | ||
401 | net_stats->rx_bytes = bytes; | |
402 | net_stats->rx_packets = pkts; | |
403 | interface->alloc_failed = alloc_failed; | |
404 | interface->rx_csum_errors = rx_csum_errors; | |
80043f3b JK |
405 | interface->hw_csum_rx_good = hw_csum_rx_good; |
406 | interface->rx_switch_errors = rx_switch_errors; | |
407 | interface->rx_drops = rx_drops; | |
408 | interface->rx_pp_errors = rx_pp_errors; | |
409 | interface->rx_link_errors = rx_link_errors; | |
410 | interface->rx_length_errors = rx_length_errors; | |
b7d8514c AD |
411 | |
412 | hw->mac.ops.update_hw_stats(hw, &interface->stats); | |
413 | ||
c0e61781 | 414 | for (i = 0; i < hw->mac.max_queues; i++) { |
b7d8514c AD |
415 | struct fm10k_hw_stats_q *q = &interface->stats.q[i]; |
416 | ||
417 | tx_bytes_nic += q->tx_bytes.count; | |
418 | tx_pkts_nic += q->tx_packets.count; | |
419 | rx_bytes_nic += q->rx_bytes.count; | |
420 | rx_pkts_nic += q->rx_packets.count; | |
421 | rx_drops_nic += q->rx_drops.count; | |
422 | } | |
423 | ||
424 | interface->tx_bytes_nic = tx_bytes_nic; | |
425 | interface->tx_packets_nic = tx_pkts_nic; | |
426 | interface->rx_bytes_nic = rx_bytes_nic; | |
427 | interface->rx_packets_nic = rx_pkts_nic; | |
428 | interface->rx_drops_nic = rx_drops_nic; | |
429 | ||
430 | /* Fill out the OS statistics structure */ | |
97c71e3c | 431 | net_stats->rx_errors = rx_errors; |
b7d8514c AD |
432 | net_stats->rx_dropped = interface->stats.nodesc_drop.count; |
433 | } | |
434 | ||
435 | /** | |
436 | * fm10k_watchdog_flush_tx - flush queues on host not ready | |
437 | * @interface - pointer to the device interface structure | |
438 | **/ | |
439 | static void fm10k_watchdog_flush_tx(struct fm10k_intfc *interface) | |
440 | { | |
441 | int some_tx_pending = 0; | |
442 | int i; | |
443 | ||
444 | /* nothing to do if carrier is up */ | |
445 | if (netif_carrier_ok(interface->netdev)) | |
446 | return; | |
447 | ||
448 | for (i = 0; i < interface->num_tx_queues; i++) { | |
449 | struct fm10k_ring *tx_ring = interface->tx_ring[i]; | |
450 | ||
451 | if (tx_ring->next_to_use != tx_ring->next_to_clean) { | |
452 | some_tx_pending = 1; | |
453 | break; | |
454 | } | |
455 | } | |
456 | ||
457 | /* We've lost link, so the controller stops DMA, but we've got | |
458 | * queued Tx work that's never going to get done, so reset | |
459 | * controller to flush Tx. | |
460 | */ | |
461 | if (some_tx_pending) | |
462 | interface->flags |= FM10K_FLAG_RESET_REQUESTED; | |
463 | } | |
464 | ||
465 | /** | |
466 | * fm10k_watchdog_subtask - check and bring link up | |
467 | * @interface - pointer to the device interface structure | |
468 | **/ | |
469 | static void fm10k_watchdog_subtask(struct fm10k_intfc *interface) | |
470 | { | |
471 | /* if interface is down do nothing */ | |
472 | if (test_bit(__FM10K_DOWN, &interface->state) || | |
473 | test_bit(__FM10K_RESETTING, &interface->state)) | |
474 | return; | |
475 | ||
476 | if (interface->host_ready) | |
477 | fm10k_watchdog_host_is_ready(interface); | |
478 | else | |
479 | fm10k_watchdog_host_not_ready(interface); | |
480 | ||
481 | /* update stats only once every second */ | |
482 | if (time_is_before_jiffies(interface->next_stats_update)) | |
483 | fm10k_update_stats(interface); | |
484 | ||
485 | /* flush any uncompleted work */ | |
486 | fm10k_watchdog_flush_tx(interface); | |
487 | } | |
488 | ||
489 | /** | |
490 | * fm10k_check_hang_subtask - check for hung queues and dropped interrupts | |
491 | * @interface - pointer to the device interface structure | |
492 | * | |
493 | * This function serves two purposes. First it strobes the interrupt lines | |
494 | * in order to make certain interrupts are occurring. Secondly it sets the | |
495 | * bits needed to check for TX hangs. As a result we should immediately | |
496 | * determine if a hang has occurred. | |
497 | */ | |
498 | static void fm10k_check_hang_subtask(struct fm10k_intfc *interface) | |
499 | { | |
500 | int i; | |
501 | ||
502 | /* If we're down or resetting, just bail */ | |
503 | if (test_bit(__FM10K_DOWN, &interface->state) || | |
504 | test_bit(__FM10K_RESETTING, &interface->state)) | |
505 | return; | |
506 | ||
507 | /* rate limit tx hang checks to only once every 2 seconds */ | |
508 | if (time_is_after_eq_jiffies(interface->next_tx_hang_check)) | |
509 | return; | |
510 | interface->next_tx_hang_check = jiffies + (2 * HZ); | |
511 | ||
512 | if (netif_carrier_ok(interface->netdev)) { | |
513 | /* Force detection of hung controller */ | |
514 | for (i = 0; i < interface->num_tx_queues; i++) | |
515 | set_check_for_tx_hang(interface->tx_ring[i]); | |
516 | ||
517 | /* Rearm all in-use q_vectors for immediate firing */ | |
518 | for (i = 0; i < interface->num_q_vectors; i++) { | |
519 | struct fm10k_q_vector *qv = interface->q_vector[i]; | |
520 | ||
521 | if (!qv->tx.count && !qv->rx.count) | |
522 | continue; | |
523 | writel(FM10K_ITR_ENABLE | FM10K_ITR_PENDING2, qv->itr); | |
524 | } | |
525 | } | |
526 | } | |
527 | ||
528 | /** | |
529 | * fm10k_service_task - manages and runs subtasks | |
530 | * @work: pointer to work_struct containing our data | |
531 | **/ | |
532 | static void fm10k_service_task(struct work_struct *work) | |
533 | { | |
534 | struct fm10k_intfc *interface; | |
535 | ||
536 | interface = container_of(work, struct fm10k_intfc, service_task); | |
537 | ||
8427672a | 538 | /* tasks run even when interface is down */ |
b7d8514c AD |
539 | fm10k_mbx_subtask(interface); |
540 | fm10k_detach_subtask(interface); | |
541 | fm10k_reset_subtask(interface); | |
542 | ||
543 | /* tasks only run when interface is up */ | |
544 | fm10k_watchdog_subtask(interface); | |
545 | fm10k_check_hang_subtask(interface); | |
a211e013 | 546 | fm10k_ts_tx_subtask(interface); |
b7d8514c AD |
547 | |
548 | /* release lock on service events to allow scheduling next event */ | |
549 | fm10k_service_event_complete(interface); | |
550 | } | |
551 | ||
3abaae42 AD |
552 | /** |
553 | * fm10k_configure_tx_ring - Configure Tx ring after Reset | |
554 | * @interface: board private structure | |
555 | * @ring: structure containing ring specific data | |
556 | * | |
557 | * Configure the Tx descriptor ring after a reset. | |
558 | **/ | |
559 | static void fm10k_configure_tx_ring(struct fm10k_intfc *interface, | |
560 | struct fm10k_ring *ring) | |
561 | { | |
562 | struct fm10k_hw *hw = &interface->hw; | |
563 | u64 tdba = ring->dma; | |
564 | u32 size = ring->count * sizeof(struct fm10k_tx_desc); | |
565 | u32 txint = FM10K_INT_MAP_DISABLE; | |
566 | u32 txdctl = FM10K_TXDCTL_ENABLE | (1 << FM10K_TXDCTL_MAX_TIME_SHIFT); | |
567 | u8 reg_idx = ring->reg_idx; | |
568 | ||
569 | /* disable queue to avoid issues while updating state */ | |
570 | fm10k_write_reg(hw, FM10K_TXDCTL(reg_idx), 0); | |
571 | fm10k_write_flush(hw); | |
572 | ||
573 | /* possible poll here to verify ring resources have been cleaned */ | |
574 | ||
575 | /* set location and size for descriptor ring */ | |
576 | fm10k_write_reg(hw, FM10K_TDBAL(reg_idx), tdba & DMA_BIT_MASK(32)); | |
577 | fm10k_write_reg(hw, FM10K_TDBAH(reg_idx), tdba >> 32); | |
578 | fm10k_write_reg(hw, FM10K_TDLEN(reg_idx), size); | |
579 | ||
580 | /* reset head and tail pointers */ | |
581 | fm10k_write_reg(hw, FM10K_TDH(reg_idx), 0); | |
582 | fm10k_write_reg(hw, FM10K_TDT(reg_idx), 0); | |
583 | ||
584 | /* store tail pointer */ | |
585 | ring->tail = &interface->uc_addr[FM10K_TDT(reg_idx)]; | |
586 | ||
c7bc9523 | 587 | /* reset ntu and ntc to place SW in sync with hardware */ |
3abaae42 AD |
588 | ring->next_to_clean = 0; |
589 | ring->next_to_use = 0; | |
590 | ||
591 | /* Map interrupt */ | |
592 | if (ring->q_vector) { | |
593 | txint = ring->q_vector->v_idx + NON_Q_VECTORS(hw); | |
594 | txint |= FM10K_INT_MAP_TIMER0; | |
595 | } | |
596 | ||
597 | fm10k_write_reg(hw, FM10K_TXINT(reg_idx), txint); | |
598 | ||
599 | /* enable use of FTAG bit in Tx descriptor, register is RO for VF */ | |
600 | fm10k_write_reg(hw, FM10K_PFVTCTL(reg_idx), | |
601 | FM10K_PFVTCTL_FTAG_DESC_ENABLE); | |
602 | ||
603 | /* enable queue */ | |
604 | fm10k_write_reg(hw, FM10K_TXDCTL(reg_idx), txdctl); | |
605 | } | |
606 | ||
607 | /** | |
608 | * fm10k_enable_tx_ring - Verify Tx ring is enabled after configuration | |
609 | * @interface: board private structure | |
610 | * @ring: structure containing ring specific data | |
611 | * | |
612 | * Verify the Tx descriptor ring is ready for transmit. | |
613 | **/ | |
614 | static void fm10k_enable_tx_ring(struct fm10k_intfc *interface, | |
615 | struct fm10k_ring *ring) | |
616 | { | |
617 | struct fm10k_hw *hw = &interface->hw; | |
618 | int wait_loop = 10; | |
619 | u32 txdctl; | |
620 | u8 reg_idx = ring->reg_idx; | |
621 | ||
622 | /* if we are already enabled just exit */ | |
623 | if (fm10k_read_reg(hw, FM10K_TXDCTL(reg_idx)) & FM10K_TXDCTL_ENABLE) | |
624 | return; | |
625 | ||
626 | /* poll to verify queue is enabled */ | |
627 | do { | |
628 | usleep_range(1000, 2000); | |
629 | txdctl = fm10k_read_reg(hw, FM10K_TXDCTL(reg_idx)); | |
630 | } while (!(txdctl & FM10K_TXDCTL_ENABLE) && --wait_loop); | |
631 | if (!wait_loop) | |
632 | netif_err(interface, drv, interface->netdev, | |
633 | "Could not enable Tx Queue %d\n", reg_idx); | |
634 | } | |
635 | ||
636 | /** | |
637 | * fm10k_configure_tx - Configure Transmit Unit after Reset | |
638 | * @interface: board private structure | |
639 | * | |
640 | * Configure the Tx unit of the MAC after a reset. | |
641 | **/ | |
642 | static void fm10k_configure_tx(struct fm10k_intfc *interface) | |
643 | { | |
644 | int i; | |
645 | ||
646 | /* Setup the HW Tx Head and Tail descriptor pointers */ | |
647 | for (i = 0; i < interface->num_tx_queues; i++) | |
648 | fm10k_configure_tx_ring(interface, interface->tx_ring[i]); | |
649 | ||
650 | /* poll here to verify that Tx rings are now enabled */ | |
651 | for (i = 0; i < interface->num_tx_queues; i++) | |
652 | fm10k_enable_tx_ring(interface, interface->tx_ring[i]); | |
653 | } | |
654 | ||
655 | /** | |
656 | * fm10k_configure_rx_ring - Configure Rx ring after Reset | |
657 | * @interface: board private structure | |
658 | * @ring: structure containing ring specific data | |
659 | * | |
660 | * Configure the Rx descriptor ring after a reset. | |
661 | **/ | |
662 | static void fm10k_configure_rx_ring(struct fm10k_intfc *interface, | |
663 | struct fm10k_ring *ring) | |
664 | { | |
665 | u64 rdba = ring->dma; | |
666 | struct fm10k_hw *hw = &interface->hw; | |
667 | u32 size = ring->count * sizeof(union fm10k_rx_desc); | |
668 | u32 rxqctl = FM10K_RXQCTL_ENABLE | FM10K_RXQCTL_PF; | |
669 | u32 rxdctl = FM10K_RXDCTL_WRITE_BACK_MIN_DELAY; | |
670 | u32 srrctl = FM10K_SRRCTL_BUFFER_CHAINING_EN; | |
671 | u32 rxint = FM10K_INT_MAP_DISABLE; | |
672 | u8 rx_pause = interface->rx_pause; | |
673 | u8 reg_idx = ring->reg_idx; | |
674 | ||
675 | /* disable queue to avoid issues while updating state */ | |
676 | fm10k_write_reg(hw, FM10K_RXQCTL(reg_idx), 0); | |
677 | fm10k_write_flush(hw); | |
678 | ||
679 | /* possible poll here to verify ring resources have been cleaned */ | |
680 | ||
681 | /* set location and size for descriptor ring */ | |
682 | fm10k_write_reg(hw, FM10K_RDBAL(reg_idx), rdba & DMA_BIT_MASK(32)); | |
683 | fm10k_write_reg(hw, FM10K_RDBAH(reg_idx), rdba >> 32); | |
684 | fm10k_write_reg(hw, FM10K_RDLEN(reg_idx), size); | |
685 | ||
686 | /* reset head and tail pointers */ | |
687 | fm10k_write_reg(hw, FM10K_RDH(reg_idx), 0); | |
688 | fm10k_write_reg(hw, FM10K_RDT(reg_idx), 0); | |
689 | ||
690 | /* store tail pointer */ | |
691 | ring->tail = &interface->uc_addr[FM10K_RDT(reg_idx)]; | |
692 | ||
c7bc9523 | 693 | /* reset ntu and ntc to place SW in sync with hardware */ |
3abaae42 AD |
694 | ring->next_to_clean = 0; |
695 | ring->next_to_use = 0; | |
696 | ring->next_to_alloc = 0; | |
697 | ||
698 | /* Configure the Rx buffer size for one buff without split */ | |
699 | srrctl |= FM10K_RX_BUFSZ >> FM10K_SRRCTL_BSIZEPKT_SHIFT; | |
700 | ||
eca32047 | 701 | /* Configure the Rx ring to suppress loopback packets */ |
3abaae42 AD |
702 | srrctl |= FM10K_SRRCTL_LOOPBACK_SUPPRESS; |
703 | fm10k_write_reg(hw, FM10K_SRRCTL(reg_idx), srrctl); | |
704 | ||
705 | /* Enable drop on empty */ | |
9f801abc | 706 | #ifdef CONFIG_DCB |
3abaae42 AD |
707 | if (interface->pfc_en) |
708 | rx_pause = interface->pfc_en; | |
709 | #endif | |
710 | if (!(rx_pause & (1 << ring->qos_pc))) | |
711 | rxdctl |= FM10K_RXDCTL_DROP_ON_EMPTY; | |
712 | ||
713 | fm10k_write_reg(hw, FM10K_RXDCTL(reg_idx), rxdctl); | |
714 | ||
715 | /* assign default VLAN to queue */ | |
716 | ring->vid = hw->mac.default_vid; | |
717 | ||
aa502b4a | 718 | /* if we have an active VLAN, disable default VLAN ID */ |
e71c9318 JK |
719 | if (test_bit(hw->mac.default_vid, interface->active_vlans)) |
720 | ring->vid |= FM10K_VLAN_CLEAR; | |
721 | ||
3abaae42 AD |
722 | /* Map interrupt */ |
723 | if (ring->q_vector) { | |
724 | rxint = ring->q_vector->v_idx + NON_Q_VECTORS(hw); | |
725 | rxint |= FM10K_INT_MAP_TIMER1; | |
726 | } | |
727 | ||
728 | fm10k_write_reg(hw, FM10K_RXINT(reg_idx), rxint); | |
729 | ||
730 | /* enable queue */ | |
731 | fm10k_write_reg(hw, FM10K_RXQCTL(reg_idx), rxqctl); | |
b101c962 AD |
732 | |
733 | /* place buffers on ring for receive data */ | |
734 | fm10k_alloc_rx_buffers(ring, fm10k_desc_unused(ring)); | |
3abaae42 AD |
735 | } |
736 | ||
737 | /** | |
738 | * fm10k_update_rx_drop_en - Configures the drop enable bits for Rx rings | |
739 | * @interface: board private structure | |
740 | * | |
741 | * Configure the drop enable bits for the Rx rings. | |
742 | **/ | |
743 | void fm10k_update_rx_drop_en(struct fm10k_intfc *interface) | |
744 | { | |
745 | struct fm10k_hw *hw = &interface->hw; | |
746 | u8 rx_pause = interface->rx_pause; | |
747 | int i; | |
748 | ||
9f801abc | 749 | #ifdef CONFIG_DCB |
3abaae42 AD |
750 | if (interface->pfc_en) |
751 | rx_pause = interface->pfc_en; | |
752 | ||
753 | #endif | |
754 | for (i = 0; i < interface->num_rx_queues; i++) { | |
755 | struct fm10k_ring *ring = interface->rx_ring[i]; | |
756 | u32 rxdctl = FM10K_RXDCTL_WRITE_BACK_MIN_DELAY; | |
757 | u8 reg_idx = ring->reg_idx; | |
758 | ||
759 | if (!(rx_pause & (1 << ring->qos_pc))) | |
760 | rxdctl |= FM10K_RXDCTL_DROP_ON_EMPTY; | |
761 | ||
762 | fm10k_write_reg(hw, FM10K_RXDCTL(reg_idx), rxdctl); | |
763 | } | |
764 | } | |
765 | ||
766 | /** | |
767 | * fm10k_configure_dglort - Configure Receive DGLORT after reset | |
768 | * @interface: board private structure | |
769 | * | |
770 | * Configure the DGLORT description and RSS tables. | |
771 | **/ | |
772 | static void fm10k_configure_dglort(struct fm10k_intfc *interface) | |
773 | { | |
774 | struct fm10k_dglort_cfg dglort = { 0 }; | |
775 | struct fm10k_hw *hw = &interface->hw; | |
776 | int i; | |
777 | u32 mrqc; | |
778 | ||
779 | /* Fill out hash function seeds */ | |
780 | for (i = 0; i < FM10K_RSSRK_SIZE; i++) | |
781 | fm10k_write_reg(hw, FM10K_RSSRK(0, i), interface->rssrk[i]); | |
782 | ||
783 | /* Write RETA table to hardware */ | |
784 | for (i = 0; i < FM10K_RETA_SIZE; i++) | |
785 | fm10k_write_reg(hw, FM10K_RETA(0, i), interface->reta[i]); | |
786 | ||
787 | /* Generate RSS hash based on packet types, TCP/UDP | |
788 | * port numbers and/or IPv4/v6 src and dst addresses | |
789 | */ | |
790 | mrqc = FM10K_MRQC_IPV4 | | |
791 | FM10K_MRQC_TCP_IPV4 | | |
792 | FM10K_MRQC_IPV6 | | |
793 | FM10K_MRQC_TCP_IPV6; | |
794 | ||
795 | if (interface->flags & FM10K_FLAG_RSS_FIELD_IPV4_UDP) | |
796 | mrqc |= FM10K_MRQC_UDP_IPV4; | |
797 | if (interface->flags & FM10K_FLAG_RSS_FIELD_IPV6_UDP) | |
798 | mrqc |= FM10K_MRQC_UDP_IPV6; | |
799 | ||
800 | fm10k_write_reg(hw, FM10K_MRQC(0), mrqc); | |
801 | ||
802 | /* configure default DGLORT mapping for RSS/DCB */ | |
803 | dglort.inner_rss = 1; | |
804 | dglort.rss_l = fls(interface->ring_feature[RING_F_RSS].mask); | |
805 | dglort.pc_l = fls(interface->ring_feature[RING_F_QOS].mask); | |
806 | hw->mac.ops.configure_dglort_map(hw, &dglort); | |
807 | ||
808 | /* assign GLORT per queue for queue mapped testing */ | |
809 | if (interface->glort_count > 64) { | |
810 | memset(&dglort, 0, sizeof(dglort)); | |
811 | dglort.inner_rss = 1; | |
812 | dglort.glort = interface->glort + 64; | |
813 | dglort.idx = fm10k_dglort_pf_queue; | |
814 | dglort.queue_l = fls(interface->num_rx_queues - 1); | |
815 | hw->mac.ops.configure_dglort_map(hw, &dglort); | |
816 | } | |
817 | ||
818 | /* assign glort value for RSS/DCB specific to this interface */ | |
819 | memset(&dglort, 0, sizeof(dglort)); | |
820 | dglort.inner_rss = 1; | |
821 | dglort.glort = interface->glort; | |
822 | dglort.rss_l = fls(interface->ring_feature[RING_F_RSS].mask); | |
823 | dglort.pc_l = fls(interface->ring_feature[RING_F_QOS].mask); | |
824 | /* configure DGLORT mapping for RSS/DCB */ | |
825 | dglort.idx = fm10k_dglort_pf_rss; | |
5cd5e2e9 AD |
826 | if (interface->l2_accel) |
827 | dglort.shared_l = fls(interface->l2_accel->size); | |
3abaae42 AD |
828 | hw->mac.ops.configure_dglort_map(hw, &dglort); |
829 | } | |
830 | ||
831 | /** | |
832 | * fm10k_configure_rx - Configure Receive Unit after Reset | |
833 | * @interface: board private structure | |
834 | * | |
835 | * Configure the Rx unit of the MAC after a reset. | |
836 | **/ | |
837 | static void fm10k_configure_rx(struct fm10k_intfc *interface) | |
838 | { | |
839 | int i; | |
840 | ||
841 | /* Configure SWPRI to PC map */ | |
842 | fm10k_configure_swpri_map(interface); | |
843 | ||
844 | /* Configure RSS and DGLORT map */ | |
845 | fm10k_configure_dglort(interface); | |
846 | ||
847 | /* Setup the HW Rx Head and Tail descriptor pointers */ | |
848 | for (i = 0; i < interface->num_rx_queues; i++) | |
849 | fm10k_configure_rx_ring(interface, interface->rx_ring[i]); | |
850 | ||
851 | /* possible poll here to verify that Rx rings are now enabled */ | |
852 | } | |
853 | ||
18283cad AD |
854 | static void fm10k_napi_enable_all(struct fm10k_intfc *interface) |
855 | { | |
856 | struct fm10k_q_vector *q_vector; | |
857 | int q_idx; | |
858 | ||
859 | for (q_idx = 0; q_idx < interface->num_q_vectors; q_idx++) { | |
860 | q_vector = interface->q_vector[q_idx]; | |
861 | napi_enable(&q_vector->napi); | |
862 | } | |
863 | } | |
864 | ||
de445199 | 865 | static irqreturn_t fm10k_msix_clean_rings(int __always_unused irq, void *data) |
18283cad AD |
866 | { |
867 | struct fm10k_q_vector *q_vector = data; | |
868 | ||
869 | if (q_vector->rx.count || q_vector->tx.count) | |
de125aae | 870 | napi_schedule_irqoff(&q_vector->napi); |
18283cad AD |
871 | |
872 | return IRQ_HANDLED; | |
873 | } | |
874 | ||
de445199 | 875 | static irqreturn_t fm10k_msix_mbx_vf(int __always_unused irq, void *data) |
5cb8db4a AD |
876 | { |
877 | struct fm10k_intfc *interface = data; | |
878 | struct fm10k_hw *hw = &interface->hw; | |
879 | struct fm10k_mbx_info *mbx = &hw->mbx; | |
880 | ||
881 | /* re-enable mailbox interrupt and indicate 20us delay */ | |
882 | fm10k_write_reg(hw, FM10K_VFITR(FM10K_MBX_VECTOR), | |
242722dd JK |
883 | FM10K_ITR_ENABLE | (FM10K_MBX_INT_DELAY >> |
884 | hw->mac.itr_scale)); | |
5cb8db4a AD |
885 | |
886 | /* service upstream mailbox */ | |
887 | if (fm10k_mbx_trylock(interface)) { | |
888 | mbx->ops.process(hw, mbx); | |
889 | fm10k_mbx_unlock(interface); | |
890 | } | |
891 | ||
892 | hw->mac.get_host_state = 1; | |
893 | fm10k_service_event_schedule(interface); | |
894 | ||
895 | return IRQ_HANDLED; | |
896 | } | |
897 | ||
8b4a98c7 JK |
898 | #ifdef CONFIG_NET_POLL_CONTROLLER |
899 | /** | |
900 | * fm10k_netpoll - A Polling 'interrupt' handler | |
901 | * @netdev: network interface device structure | |
902 | * | |
903 | * This is used by netconsole to send skbs without having to re-enable | |
904 | * interrupts. It's not called while the normal interrupt routine is executing. | |
905 | **/ | |
906 | void fm10k_netpoll(struct net_device *netdev) | |
907 | { | |
908 | struct fm10k_intfc *interface = netdev_priv(netdev); | |
909 | int i; | |
910 | ||
911 | /* if interface is down do nothing */ | |
912 | if (test_bit(__FM10K_DOWN, &interface->state)) | |
913 | return; | |
914 | ||
915 | for (i = 0; i < interface->num_q_vectors; i++) | |
916 | fm10k_msix_clean_rings(0, interface->q_vector[i]); | |
917 | } | |
918 | ||
919 | #endif | |
18283cad | 920 | #define FM10K_ERR_MSG(type) case (type): error = #type; break |
95f4f8da | 921 | static void fm10k_handle_fault(struct fm10k_intfc *interface, int type, |
18283cad AD |
922 | struct fm10k_fault *fault) |
923 | { | |
924 | struct pci_dev *pdev = interface->pdev; | |
95f4f8da JK |
925 | struct fm10k_hw *hw = &interface->hw; |
926 | struct fm10k_iov_data *iov_data = interface->iov_data; | |
18283cad AD |
927 | char *error; |
928 | ||
929 | switch (type) { | |
930 | case FM10K_PCA_FAULT: | |
931 | switch (fault->type) { | |
932 | default: | |
933 | error = "Unknown PCA error"; | |
934 | break; | |
935 | FM10K_ERR_MSG(PCA_NO_FAULT); | |
936 | FM10K_ERR_MSG(PCA_UNMAPPED_ADDR); | |
937 | FM10K_ERR_MSG(PCA_BAD_QACCESS_PF); | |
938 | FM10K_ERR_MSG(PCA_BAD_QACCESS_VF); | |
939 | FM10K_ERR_MSG(PCA_MALICIOUS_REQ); | |
940 | FM10K_ERR_MSG(PCA_POISONED_TLP); | |
941 | FM10K_ERR_MSG(PCA_TLP_ABORT); | |
942 | } | |
943 | break; | |
944 | case FM10K_THI_FAULT: | |
945 | switch (fault->type) { | |
946 | default: | |
947 | error = "Unknown THI error"; | |
948 | break; | |
949 | FM10K_ERR_MSG(THI_NO_FAULT); | |
950 | FM10K_ERR_MSG(THI_MAL_DIS_Q_FAULT); | |
951 | } | |
952 | break; | |
953 | case FM10K_FUM_FAULT: | |
954 | switch (fault->type) { | |
955 | default: | |
956 | error = "Unknown FUM error"; | |
957 | break; | |
958 | FM10K_ERR_MSG(FUM_NO_FAULT); | |
959 | FM10K_ERR_MSG(FUM_UNMAPPED_ADDR); | |
960 | FM10K_ERR_MSG(FUM_BAD_VF_QACCESS); | |
961 | FM10K_ERR_MSG(FUM_ADD_DECODE_ERR); | |
962 | FM10K_ERR_MSG(FUM_RO_ERROR); | |
963 | FM10K_ERR_MSG(FUM_QPRC_CRC_ERROR); | |
964 | FM10K_ERR_MSG(FUM_CSR_TIMEOUT); | |
965 | FM10K_ERR_MSG(FUM_INVALID_TYPE); | |
966 | FM10K_ERR_MSG(FUM_INVALID_LENGTH); | |
967 | FM10K_ERR_MSG(FUM_INVALID_BE); | |
968 | FM10K_ERR_MSG(FUM_INVALID_ALIGN); | |
969 | } | |
970 | break; | |
971 | default: | |
972 | error = "Undocumented fault"; | |
973 | break; | |
974 | } | |
975 | ||
976 | dev_warn(&pdev->dev, | |
977 | "%s Address: 0x%llx SpecInfo: 0x%x Func: %02x.%0x\n", | |
978 | error, fault->address, fault->specinfo, | |
979 | PCI_SLOT(fault->func), PCI_FUNC(fault->func)); | |
95f4f8da JK |
980 | |
981 | /* For VF faults, clear out the respective LPORT, reset the queue | |
982 | * resources, and then reconnect to the mailbox. This allows the | |
983 | * VF in question to resume behavior. For transient faults that are | |
984 | * the result of non-malicious behavior this will log the fault and | |
985 | * allow the VF to resume functionality. Obviously for malicious VFs | |
986 | * they will be able to attempt malicious behavior again. In this | |
987 | * case, the system administrator will need to step in and manually | |
988 | * remove or disable the VF in question. | |
989 | */ | |
990 | if (fault->func && iov_data) { | |
991 | int vf = fault->func - 1; | |
992 | struct fm10k_vf_info *vf_info = &iov_data->vf_info[vf]; | |
993 | ||
994 | hw->iov.ops.reset_lport(hw, vf_info); | |
995 | hw->iov.ops.reset_resources(hw, vf_info); | |
996 | ||
997 | /* reset_lport disables the VF, so re-enable it */ | |
998 | hw->iov.ops.set_lport(hw, vf_info, vf, | |
999 | FM10K_VF_FLAG_MULTI_CAPABLE); | |
1000 | ||
1001 | /* reset_resources will disconnect from the mbx */ | |
1002 | vf_info->mbx.ops.connect(hw, &vf_info->mbx); | |
1003 | } | |
18283cad AD |
1004 | } |
1005 | ||
1006 | static void fm10k_report_fault(struct fm10k_intfc *interface, u32 eicr) | |
1007 | { | |
1008 | struct fm10k_hw *hw = &interface->hw; | |
1009 | struct fm10k_fault fault = { 0 }; | |
1010 | int type, err; | |
1011 | ||
1012 | for (eicr &= FM10K_EICR_FAULT_MASK, type = FM10K_PCA_FAULT; | |
1013 | eicr; | |
1014 | eicr >>= 1, type += FM10K_FAULT_SIZE) { | |
1015 | /* only check if there is an error reported */ | |
1016 | if (!(eicr & 0x1)) | |
1017 | continue; | |
1018 | ||
1019 | /* retrieve fault info */ | |
1020 | err = hw->mac.ops.get_fault(hw, type, &fault); | |
1021 | if (err) { | |
1022 | dev_err(&interface->pdev->dev, | |
1023 | "error reading fault\n"); | |
1024 | continue; | |
1025 | } | |
1026 | ||
95f4f8da | 1027 | fm10k_handle_fault(interface, type, &fault); |
18283cad AD |
1028 | } |
1029 | } | |
1030 | ||
1031 | static void fm10k_reset_drop_on_empty(struct fm10k_intfc *interface, u32 eicr) | |
1032 | { | |
1033 | struct fm10k_hw *hw = &interface->hw; | |
1034 | const u32 rxdctl = FM10K_RXDCTL_WRITE_BACK_MIN_DELAY; | |
1035 | u32 maxholdq; | |
1036 | int q; | |
1037 | ||
1038 | if (!(eicr & FM10K_EICR_MAXHOLDTIME)) | |
1039 | return; | |
1040 | ||
1041 | maxholdq = fm10k_read_reg(hw, FM10K_MAXHOLDQ(7)); | |
1042 | if (maxholdq) | |
1043 | fm10k_write_reg(hw, FM10K_MAXHOLDQ(7), maxholdq); | |
1044 | for (q = 255;;) { | |
1045 | if (maxholdq & (1 << 31)) { | |
1046 | if (q < FM10K_MAX_QUEUES_PF) { | |
1047 | interface->rx_overrun_pf++; | |
1048 | fm10k_write_reg(hw, FM10K_RXDCTL(q), rxdctl); | |
1049 | } else { | |
1050 | interface->rx_overrun_vf++; | |
1051 | } | |
1052 | } | |
1053 | ||
1054 | maxholdq *= 2; | |
1055 | if (!maxholdq) | |
1056 | q &= ~(32 - 1); | |
1057 | ||
1058 | if (!q) | |
1059 | break; | |
1060 | ||
1061 | if (q-- % 32) | |
1062 | continue; | |
1063 | ||
1064 | maxholdq = fm10k_read_reg(hw, FM10K_MAXHOLDQ(q / 32)); | |
1065 | if (maxholdq) | |
1066 | fm10k_write_reg(hw, FM10K_MAXHOLDQ(q / 32), maxholdq); | |
1067 | } | |
1068 | } | |
1069 | ||
de445199 | 1070 | static irqreturn_t fm10k_msix_mbx_pf(int __always_unused irq, void *data) |
18283cad AD |
1071 | { |
1072 | struct fm10k_intfc *interface = data; | |
1073 | struct fm10k_hw *hw = &interface->hw; | |
1074 | struct fm10k_mbx_info *mbx = &hw->mbx; | |
1075 | u32 eicr; | |
1076 | ||
1077 | /* unmask any set bits related to this interrupt */ | |
1078 | eicr = fm10k_read_reg(hw, FM10K_EICR); | |
1079 | fm10k_write_reg(hw, FM10K_EICR, eicr & (FM10K_EICR_MAILBOX | | |
1080 | FM10K_EICR_SWITCHREADY | | |
1081 | FM10K_EICR_SWITCHNOTREADY)); | |
1082 | ||
1083 | /* report any faults found to the message log */ | |
1084 | fm10k_report_fault(interface, eicr); | |
1085 | ||
1086 | /* reset any queues disabled due to receiver overrun */ | |
1087 | fm10k_reset_drop_on_empty(interface, eicr); | |
1088 | ||
1089 | /* service mailboxes */ | |
1090 | if (fm10k_mbx_trylock(interface)) { | |
1091 | mbx->ops.process(hw, mbx); | |
9de15bda | 1092 | /* handle VFLRE events */ |
883a9ccb | 1093 | fm10k_iov_event(interface); |
18283cad AD |
1094 | fm10k_mbx_unlock(interface); |
1095 | } | |
1096 | ||
b7d8514c AD |
1097 | /* if switch toggled state we should reset GLORTs */ |
1098 | if (eicr & FM10K_EICR_SWITCHNOTREADY) { | |
1099 | /* force link down for at least 4 seconds */ | |
1100 | interface->link_down_event = jiffies + (4 * HZ); | |
1101 | set_bit(__FM10K_LINK_DOWN, &interface->state); | |
1102 | ||
1103 | /* reset dglort_map back to no config */ | |
1104 | hw->mac.dglort_map = FM10K_DGLORTMAP_NONE; | |
1105 | } | |
1106 | ||
1107 | /* we should validate host state after interrupt event */ | |
1108 | hw->mac.get_host_state = 1; | |
9de15bda JK |
1109 | |
1110 | /* validate host state, and handle VF mailboxes in the service task */ | |
b7d8514c AD |
1111 | fm10k_service_event_schedule(interface); |
1112 | ||
18283cad AD |
1113 | /* re-enable mailbox interrupt and indicate 20us delay */ |
1114 | fm10k_write_reg(hw, FM10K_ITR(FM10K_MBX_VECTOR), | |
242722dd JK |
1115 | FM10K_ITR_ENABLE | (FM10K_MBX_INT_DELAY >> |
1116 | hw->mac.itr_scale)); | |
18283cad AD |
1117 | |
1118 | return IRQ_HANDLED; | |
1119 | } | |
1120 | ||
1121 | void fm10k_mbx_free_irq(struct fm10k_intfc *interface) | |
1122 | { | |
1123 | struct msix_entry *entry = &interface->msix_entries[FM10K_MBX_VECTOR]; | |
1124 | struct fm10k_hw *hw = &interface->hw; | |
1125 | int itr_reg; | |
1126 | ||
e00e23bc AD |
1127 | /* no mailbox IRQ to free if MSI-X is not enabled */ |
1128 | if (!interface->msix_entries) | |
1129 | return; | |
1130 | ||
18283cad AD |
1131 | /* disconnect the mailbox */ |
1132 | hw->mbx.ops.disconnect(hw, &hw->mbx); | |
1133 | ||
1134 | /* disable Mailbox cause */ | |
1135 | if (hw->mac.type == fm10k_mac_pf) { | |
1136 | fm10k_write_reg(hw, FM10K_EIMR, | |
1137 | FM10K_EIMR_DISABLE(PCA_FAULT) | | |
1138 | FM10K_EIMR_DISABLE(FUM_FAULT) | | |
1139 | FM10K_EIMR_DISABLE(MAILBOX) | | |
1140 | FM10K_EIMR_DISABLE(SWITCHREADY) | | |
1141 | FM10K_EIMR_DISABLE(SWITCHNOTREADY) | | |
1142 | FM10K_EIMR_DISABLE(SRAMERROR) | | |
1143 | FM10K_EIMR_DISABLE(VFLR) | | |
1144 | FM10K_EIMR_DISABLE(MAXHOLDTIME)); | |
1145 | itr_reg = FM10K_ITR(FM10K_MBX_VECTOR); | |
5cb8db4a AD |
1146 | } else { |
1147 | itr_reg = FM10K_VFITR(FM10K_MBX_VECTOR); | |
18283cad AD |
1148 | } |
1149 | ||
1150 | fm10k_write_reg(hw, itr_reg, FM10K_ITR_MASK_SET); | |
1151 | ||
1152 | free_irq(entry->vector, interface); | |
1153 | } | |
1154 | ||
5cb8db4a AD |
1155 | static s32 fm10k_mbx_mac_addr(struct fm10k_hw *hw, u32 **results, |
1156 | struct fm10k_mbx_info *mbx) | |
1157 | { | |
1158 | bool vlan_override = hw->mac.vlan_override; | |
1159 | u16 default_vid = hw->mac.default_vid; | |
1160 | struct fm10k_intfc *interface; | |
1161 | s32 err; | |
1162 | ||
1163 | err = fm10k_msg_mac_vlan_vf(hw, results, mbx); | |
1164 | if (err) | |
1165 | return err; | |
1166 | ||
1167 | interface = container_of(hw, struct fm10k_intfc, hw); | |
1168 | ||
1169 | /* MAC was changed so we need reset */ | |
1170 | if (is_valid_ether_addr(hw->mac.perm_addr) && | |
1171 | memcmp(hw->mac.perm_addr, hw->mac.addr, ETH_ALEN)) | |
1172 | interface->flags |= FM10K_FLAG_RESET_REQUESTED; | |
1173 | ||
1174 | /* VLAN override was changed, or default VLAN changed */ | |
1175 | if ((vlan_override != hw->mac.vlan_override) || | |
1176 | (default_vid != hw->mac.default_vid)) | |
1177 | interface->flags |= FM10K_FLAG_RESET_REQUESTED; | |
1178 | ||
1179 | return 0; | |
1180 | } | |
1181 | ||
a211e013 | 1182 | static s32 fm10k_1588_msg_vf(struct fm10k_hw *hw, u32 **results, |
de445199 | 1183 | struct fm10k_mbx_info __always_unused *mbx) |
a211e013 AD |
1184 | { |
1185 | struct fm10k_intfc *interface; | |
1186 | u64 timestamp; | |
1187 | s32 err; | |
1188 | ||
1189 | err = fm10k_tlv_attr_get_u64(results[FM10K_1588_MSG_TIMESTAMP], | |
1190 | ×tamp); | |
1191 | if (err) | |
1192 | return err; | |
1193 | ||
1194 | interface = container_of(hw, struct fm10k_intfc, hw); | |
1195 | ||
1196 | fm10k_ts_tx_hwtstamp(interface, 0, timestamp); | |
1197 | ||
1198 | return 0; | |
1199 | } | |
1200 | ||
18283cad AD |
1201 | /* generic error handler for mailbox issues */ |
1202 | static s32 fm10k_mbx_error(struct fm10k_hw *hw, u32 **results, | |
de445199 | 1203 | struct fm10k_mbx_info __always_unused *mbx) |
18283cad AD |
1204 | { |
1205 | struct fm10k_intfc *interface; | |
1206 | struct pci_dev *pdev; | |
1207 | ||
1208 | interface = container_of(hw, struct fm10k_intfc, hw); | |
1209 | pdev = interface->pdev; | |
1210 | ||
1211 | dev_err(&pdev->dev, "Unknown message ID %u\n", | |
1212 | **results & FM10K_TLV_ID_MASK); | |
1213 | ||
1214 | return 0; | |
1215 | } | |
1216 | ||
5cb8db4a AD |
1217 | static const struct fm10k_msg_data vf_mbx_data[] = { |
1218 | FM10K_TLV_MSG_TEST_HANDLER(fm10k_tlv_msg_test), | |
1219 | FM10K_VF_MSG_MAC_VLAN_HANDLER(fm10k_mbx_mac_addr), | |
1220 | FM10K_VF_MSG_LPORT_STATE_HANDLER(fm10k_msg_lport_state_vf), | |
a211e013 | 1221 | FM10K_VF_MSG_1588_HANDLER(fm10k_1588_msg_vf), |
5cb8db4a AD |
1222 | FM10K_TLV_MSG_ERROR_HANDLER(fm10k_mbx_error), |
1223 | }; | |
1224 | ||
1225 | static int fm10k_mbx_request_irq_vf(struct fm10k_intfc *interface) | |
1226 | { | |
1227 | struct msix_entry *entry = &interface->msix_entries[FM10K_MBX_VECTOR]; | |
1228 | struct net_device *dev = interface->netdev; | |
1229 | struct fm10k_hw *hw = &interface->hw; | |
1230 | int err; | |
1231 | ||
1232 | /* Use timer0 for interrupt moderation on the mailbox */ | |
1233 | u32 itr = FM10K_INT_MAP_TIMER0 | entry->entry; | |
1234 | ||
1235 | /* register mailbox handlers */ | |
1236 | err = hw->mbx.ops.register_handlers(&hw->mbx, vf_mbx_data); | |
1237 | if (err) | |
1238 | return err; | |
1239 | ||
1240 | /* request the IRQ */ | |
1241 | err = request_irq(entry->vector, fm10k_msix_mbx_vf, 0, | |
1242 | dev->name, interface); | |
1243 | if (err) { | |
1244 | netif_err(interface, probe, dev, | |
1245 | "request_irq for msix_mbx failed: %d\n", err); | |
1246 | return err; | |
1247 | } | |
1248 | ||
1249 | /* map all of the interrupt sources */ | |
1250 | fm10k_write_reg(hw, FM10K_VFINT_MAP, itr); | |
1251 | ||
1252 | /* enable interrupt */ | |
1253 | fm10k_write_reg(hw, FM10K_VFITR(entry->entry), FM10K_ITR_ENABLE); | |
1254 | ||
1255 | return 0; | |
1256 | } | |
1257 | ||
18283cad AD |
1258 | static s32 fm10k_lport_map(struct fm10k_hw *hw, u32 **results, |
1259 | struct fm10k_mbx_info *mbx) | |
1260 | { | |
1261 | struct fm10k_intfc *interface; | |
1262 | u32 dglort_map = hw->mac.dglort_map; | |
1263 | s32 err; | |
1264 | ||
1265 | err = fm10k_msg_lport_map_pf(hw, results, mbx); | |
1266 | if (err) | |
1267 | return err; | |
1268 | ||
1269 | interface = container_of(hw, struct fm10k_intfc, hw); | |
1270 | ||
1271 | /* we need to reset if port count was just updated */ | |
1272 | if (dglort_map != hw->mac.dglort_map) | |
1273 | interface->flags |= FM10K_FLAG_RESET_REQUESTED; | |
1274 | ||
1275 | return 0; | |
1276 | } | |
1277 | ||
1278 | static s32 fm10k_update_pvid(struct fm10k_hw *hw, u32 **results, | |
de445199 | 1279 | struct fm10k_mbx_info __always_unused *mbx) |
18283cad AD |
1280 | { |
1281 | struct fm10k_intfc *interface; | |
1282 | u16 glort, pvid; | |
1283 | u32 pvid_update; | |
1284 | s32 err; | |
1285 | ||
1286 | err = fm10k_tlv_attr_get_u32(results[FM10K_PF_ATTR_ID_UPDATE_PVID], | |
1287 | &pvid_update); | |
1288 | if (err) | |
1289 | return err; | |
1290 | ||
1291 | /* extract values from the pvid update */ | |
1292 | glort = FM10K_MSG_HDR_FIELD_GET(pvid_update, UPDATE_PVID_GLORT); | |
1293 | pvid = FM10K_MSG_HDR_FIELD_GET(pvid_update, UPDATE_PVID_PVID); | |
1294 | ||
1295 | /* if glort is not valid return error */ | |
1296 | if (!fm10k_glort_valid_pf(hw, glort)) | |
1297 | return FM10K_ERR_PARAM; | |
1298 | ||
aa502b4a | 1299 | /* verify VLAN ID is valid */ |
18283cad AD |
1300 | if (pvid >= FM10K_VLAN_TABLE_VID_MAX) |
1301 | return FM10K_ERR_PARAM; | |
1302 | ||
1303 | interface = container_of(hw, struct fm10k_intfc, hw); | |
1304 | ||
883a9ccb AD |
1305 | /* check to see if this belongs to one of the VFs */ |
1306 | err = fm10k_iov_update_pvid(interface, glort, pvid); | |
1307 | if (!err) | |
1308 | return 0; | |
1309 | ||
18283cad AD |
1310 | /* we need to reset if default VLAN was just updated */ |
1311 | if (pvid != hw->mac.default_vid) | |
1312 | interface->flags |= FM10K_FLAG_RESET_REQUESTED; | |
1313 | ||
1314 | hw->mac.default_vid = pvid; | |
1315 | ||
1316 | return 0; | |
1317 | } | |
1318 | ||
a211e013 | 1319 | static s32 fm10k_1588_msg_pf(struct fm10k_hw *hw, u32 **results, |
de445199 | 1320 | struct fm10k_mbx_info __always_unused *mbx) |
a211e013 AD |
1321 | { |
1322 | struct fm10k_swapi_1588_timestamp timestamp; | |
1323 | struct fm10k_iov_data *iov_data; | |
1324 | struct fm10k_intfc *interface; | |
1325 | u16 sglort, vf_idx; | |
1326 | s32 err; | |
1327 | ||
1328 | err = fm10k_tlv_attr_get_le_struct( | |
1329 | results[FM10K_PF_ATTR_ID_1588_TIMESTAMP], | |
1330 | ×tamp, sizeof(timestamp)); | |
1331 | if (err) | |
1332 | return err; | |
1333 | ||
1334 | interface = container_of(hw, struct fm10k_intfc, hw); | |
1335 | ||
1336 | if (timestamp.dglort) { | |
1337 | fm10k_ts_tx_hwtstamp(interface, timestamp.dglort, | |
1338 | le64_to_cpu(timestamp.egress)); | |
1339 | return 0; | |
1340 | } | |
1341 | ||
1342 | /* either dglort or sglort must be set */ | |
1343 | if (!timestamp.sglort) | |
1344 | return FM10K_ERR_PARAM; | |
1345 | ||
1346 | /* verify GLORT is at least one of the ones we own */ | |
1347 | sglort = le16_to_cpu(timestamp.sglort); | |
1348 | if (!fm10k_glort_valid_pf(hw, sglort)) | |
1349 | return FM10K_ERR_PARAM; | |
1350 | ||
1351 | if (sglort == interface->glort) { | |
1352 | fm10k_ts_tx_hwtstamp(interface, 0, | |
1353 | le64_to_cpu(timestamp.ingress)); | |
1354 | return 0; | |
1355 | } | |
1356 | ||
1357 | /* if there is no iov_data then there is no mailboxes to process */ | |
1358 | if (!ACCESS_ONCE(interface->iov_data)) | |
1359 | return FM10K_ERR_PARAM; | |
1360 | ||
1361 | rcu_read_lock(); | |
1362 | ||
1363 | /* notify VF if this timestamp belongs to it */ | |
1364 | iov_data = interface->iov_data; | |
1365 | vf_idx = (hw->mac.dglort_map & FM10K_DGLORTMAP_NONE) - sglort; | |
1366 | ||
1367 | if (!iov_data || vf_idx >= iov_data->num_vfs) { | |
1368 | err = FM10K_ERR_PARAM; | |
1369 | goto err_unlock; | |
1370 | } | |
1371 | ||
1372 | err = hw->iov.ops.report_timestamp(hw, &iov_data->vf_info[vf_idx], | |
1373 | le64_to_cpu(timestamp.ingress)); | |
1374 | ||
1375 | err_unlock: | |
1376 | rcu_read_unlock(); | |
1377 | ||
1378 | return err; | |
1379 | } | |
1380 | ||
18283cad AD |
1381 | static const struct fm10k_msg_data pf_mbx_data[] = { |
1382 | FM10K_PF_MSG_ERR_HANDLER(XCAST_MODES, fm10k_msg_err_pf), | |
1383 | FM10K_PF_MSG_ERR_HANDLER(UPDATE_MAC_FWD_RULE, fm10k_msg_err_pf), | |
1384 | FM10K_PF_MSG_LPORT_MAP_HANDLER(fm10k_lport_map), | |
1385 | FM10K_PF_MSG_ERR_HANDLER(LPORT_CREATE, fm10k_msg_err_pf), | |
1386 | FM10K_PF_MSG_ERR_HANDLER(LPORT_DELETE, fm10k_msg_err_pf), | |
1387 | FM10K_PF_MSG_UPDATE_PVID_HANDLER(fm10k_update_pvid), | |
a211e013 | 1388 | FM10K_PF_MSG_1588_TIMESTAMP_HANDLER(fm10k_1588_msg_pf), |
18283cad AD |
1389 | FM10K_TLV_MSG_ERROR_HANDLER(fm10k_mbx_error), |
1390 | }; | |
1391 | ||
1392 | static int fm10k_mbx_request_irq_pf(struct fm10k_intfc *interface) | |
1393 | { | |
1394 | struct msix_entry *entry = &interface->msix_entries[FM10K_MBX_VECTOR]; | |
1395 | struct net_device *dev = interface->netdev; | |
1396 | struct fm10k_hw *hw = &interface->hw; | |
1397 | int err; | |
1398 | ||
1399 | /* Use timer0 for interrupt moderation on the mailbox */ | |
1400 | u32 mbx_itr = FM10K_INT_MAP_TIMER0 | entry->entry; | |
1401 | u32 other_itr = FM10K_INT_MAP_IMMEDIATE | entry->entry; | |
1402 | ||
1403 | /* register mailbox handlers */ | |
1404 | err = hw->mbx.ops.register_handlers(&hw->mbx, pf_mbx_data); | |
1405 | if (err) | |
1406 | return err; | |
1407 | ||
1408 | /* request the IRQ */ | |
1409 | err = request_irq(entry->vector, fm10k_msix_mbx_pf, 0, | |
1410 | dev->name, interface); | |
1411 | if (err) { | |
1412 | netif_err(interface, probe, dev, | |
1413 | "request_irq for msix_mbx failed: %d\n", err); | |
1414 | return err; | |
1415 | } | |
1416 | ||
1417 | /* Enable interrupts w/ no moderation for "other" interrupts */ | |
40423dd2 JK |
1418 | fm10k_write_reg(hw, FM10K_INT_MAP(fm10k_int_pcie_fault), other_itr); |
1419 | fm10k_write_reg(hw, FM10K_INT_MAP(fm10k_int_switch_up_down), other_itr); | |
1420 | fm10k_write_reg(hw, FM10K_INT_MAP(fm10k_int_sram), other_itr); | |
1421 | fm10k_write_reg(hw, FM10K_INT_MAP(fm10k_int_max_hold_time), other_itr); | |
1422 | fm10k_write_reg(hw, FM10K_INT_MAP(fm10k_int_vflr), other_itr); | |
18283cad AD |
1423 | |
1424 | /* Enable interrupts w/ moderation for mailbox */ | |
40423dd2 | 1425 | fm10k_write_reg(hw, FM10K_INT_MAP(fm10k_int_mailbox), mbx_itr); |
18283cad AD |
1426 | |
1427 | /* Enable individual interrupt causes */ | |
1428 | fm10k_write_reg(hw, FM10K_EIMR, FM10K_EIMR_ENABLE(PCA_FAULT) | | |
1429 | FM10K_EIMR_ENABLE(FUM_FAULT) | | |
1430 | FM10K_EIMR_ENABLE(MAILBOX) | | |
1431 | FM10K_EIMR_ENABLE(SWITCHREADY) | | |
1432 | FM10K_EIMR_ENABLE(SWITCHNOTREADY) | | |
1433 | FM10K_EIMR_ENABLE(SRAMERROR) | | |
1434 | FM10K_EIMR_ENABLE(VFLR) | | |
1435 | FM10K_EIMR_ENABLE(MAXHOLDTIME)); | |
1436 | ||
1437 | /* enable interrupt */ | |
1438 | fm10k_write_reg(hw, FM10K_ITR(entry->entry), FM10K_ITR_ENABLE); | |
1439 | ||
1440 | return 0; | |
1441 | } | |
1442 | ||
1443 | int fm10k_mbx_request_irq(struct fm10k_intfc *interface) | |
1444 | { | |
1445 | struct fm10k_hw *hw = &interface->hw; | |
1446 | int err; | |
1447 | ||
1448 | /* enable Mailbox cause */ | |
5cb8db4a AD |
1449 | if (hw->mac.type == fm10k_mac_pf) |
1450 | err = fm10k_mbx_request_irq_pf(interface); | |
1451 | else | |
1452 | err = fm10k_mbx_request_irq_vf(interface); | |
e00e23bc AD |
1453 | if (err) |
1454 | return err; | |
18283cad AD |
1455 | |
1456 | /* connect mailbox */ | |
e00e23bc AD |
1457 | err = hw->mbx.ops.connect(hw, &hw->mbx); |
1458 | ||
1459 | /* if the mailbox failed to connect, then free IRQ */ | |
1460 | if (err) | |
1461 | fm10k_mbx_free_irq(interface); | |
18283cad AD |
1462 | |
1463 | return err; | |
1464 | } | |
1465 | ||
1466 | /** | |
1467 | * fm10k_qv_free_irq - release interrupts associated with queue vectors | |
1468 | * @interface: board private structure | |
1469 | * | |
1470 | * Release all interrupts associated with this interface | |
1471 | **/ | |
1472 | void fm10k_qv_free_irq(struct fm10k_intfc *interface) | |
1473 | { | |
1474 | int vector = interface->num_q_vectors; | |
1475 | struct fm10k_hw *hw = &interface->hw; | |
1476 | struct msix_entry *entry; | |
1477 | ||
1478 | entry = &interface->msix_entries[NON_Q_VECTORS(hw) + vector]; | |
1479 | ||
1480 | while (vector) { | |
1481 | struct fm10k_q_vector *q_vector; | |
1482 | ||
1483 | vector--; | |
1484 | entry--; | |
1485 | q_vector = interface->q_vector[vector]; | |
1486 | ||
1487 | if (!q_vector->tx.count && !q_vector->rx.count) | |
1488 | continue; | |
1489 | ||
1490 | /* disable interrupts */ | |
1491 | ||
1492 | writel(FM10K_ITR_MASK_SET, q_vector->itr); | |
1493 | ||
1494 | free_irq(entry->vector, q_vector); | |
1495 | } | |
1496 | } | |
1497 | ||
1498 | /** | |
1499 | * fm10k_qv_request_irq - initialize interrupts for queue vectors | |
1500 | * @interface: board private structure | |
1501 | * | |
1502 | * Attempts to configure interrupts using the best available | |
1503 | * capabilities of the hardware and kernel. | |
1504 | **/ | |
1505 | int fm10k_qv_request_irq(struct fm10k_intfc *interface) | |
1506 | { | |
1507 | struct net_device *dev = interface->netdev; | |
1508 | struct fm10k_hw *hw = &interface->hw; | |
1509 | struct msix_entry *entry; | |
1510 | int ri = 0, ti = 0; | |
1511 | int vector, err; | |
1512 | ||
1513 | entry = &interface->msix_entries[NON_Q_VECTORS(hw)]; | |
1514 | ||
1515 | for (vector = 0; vector < interface->num_q_vectors; vector++) { | |
1516 | struct fm10k_q_vector *q_vector = interface->q_vector[vector]; | |
1517 | ||
1518 | /* name the vector */ | |
1519 | if (q_vector->tx.count && q_vector->rx.count) { | |
1520 | snprintf(q_vector->name, sizeof(q_vector->name) - 1, | |
1521 | "%s-TxRx-%d", dev->name, ri++); | |
1522 | ti++; | |
1523 | } else if (q_vector->rx.count) { | |
1524 | snprintf(q_vector->name, sizeof(q_vector->name) - 1, | |
1525 | "%s-rx-%d", dev->name, ri++); | |
1526 | } else if (q_vector->tx.count) { | |
1527 | snprintf(q_vector->name, sizeof(q_vector->name) - 1, | |
1528 | "%s-tx-%d", dev->name, ti++); | |
1529 | } else { | |
1530 | /* skip this unused q_vector */ | |
1531 | continue; | |
1532 | } | |
1533 | ||
1534 | /* Assign ITR register to q_vector */ | |
5cb8db4a AD |
1535 | q_vector->itr = (hw->mac.type == fm10k_mac_pf) ? |
1536 | &interface->uc_addr[FM10K_ITR(entry->entry)] : | |
1537 | &interface->uc_addr[FM10K_VFITR(entry->entry)]; | |
18283cad AD |
1538 | |
1539 | /* request the IRQ */ | |
1540 | err = request_irq(entry->vector, &fm10k_msix_clean_rings, 0, | |
1541 | q_vector->name, q_vector); | |
1542 | if (err) { | |
1543 | netif_err(interface, probe, dev, | |
1544 | "request_irq failed for MSIX interrupt Error: %d\n", | |
1545 | err); | |
1546 | goto err_out; | |
1547 | } | |
1548 | ||
1549 | /* Enable q_vector */ | |
1550 | writel(FM10K_ITR_ENABLE, q_vector->itr); | |
1551 | ||
1552 | entry++; | |
1553 | } | |
1554 | ||
1555 | return 0; | |
1556 | ||
1557 | err_out: | |
1558 | /* wind through the ring freeing all entries and vectors */ | |
1559 | while (vector) { | |
1560 | struct fm10k_q_vector *q_vector; | |
1561 | ||
1562 | entry--; | |
1563 | vector--; | |
1564 | q_vector = interface->q_vector[vector]; | |
1565 | ||
1566 | if (!q_vector->tx.count && !q_vector->rx.count) | |
1567 | continue; | |
1568 | ||
1569 | /* disable interrupts */ | |
1570 | ||
1571 | writel(FM10K_ITR_MASK_SET, q_vector->itr); | |
1572 | ||
1573 | free_irq(entry->vector, q_vector); | |
1574 | } | |
1575 | ||
1576 | return err; | |
1577 | } | |
1578 | ||
504c5eac AD |
1579 | void fm10k_up(struct fm10k_intfc *interface) |
1580 | { | |
1581 | struct fm10k_hw *hw = &interface->hw; | |
1582 | ||
1583 | /* Enable Tx/Rx DMA */ | |
1584 | hw->mac.ops.start_hw(hw); | |
1585 | ||
3abaae42 AD |
1586 | /* configure Tx descriptor rings */ |
1587 | fm10k_configure_tx(interface); | |
1588 | ||
1589 | /* configure Rx descriptor rings */ | |
1590 | fm10k_configure_rx(interface); | |
1591 | ||
504c5eac AD |
1592 | /* configure interrupts */ |
1593 | hw->mac.ops.update_int_moderator(hw); | |
1594 | ||
1595 | /* clear down bit to indicate we are ready to go */ | |
1596 | clear_bit(__FM10K_DOWN, &interface->state); | |
1597 | ||
18283cad AD |
1598 | /* enable polling cleanups */ |
1599 | fm10k_napi_enable_all(interface); | |
1600 | ||
504c5eac AD |
1601 | /* re-establish Rx filters */ |
1602 | fm10k_restore_rx_state(interface); | |
1603 | ||
1604 | /* enable transmits */ | |
1605 | netif_tx_start_all_queues(interface->netdev); | |
b7d8514c | 1606 | |
54b3c9cf | 1607 | /* kick off the service timer now */ |
4d419156 | 1608 | hw->mac.get_host_state = 1; |
b7d8514c | 1609 | mod_timer(&interface->service_timer, jiffies); |
504c5eac AD |
1610 | } |
1611 | ||
18283cad AD |
1612 | static void fm10k_napi_disable_all(struct fm10k_intfc *interface) |
1613 | { | |
1614 | struct fm10k_q_vector *q_vector; | |
1615 | int q_idx; | |
1616 | ||
1617 | for (q_idx = 0; q_idx < interface->num_q_vectors; q_idx++) { | |
1618 | q_vector = interface->q_vector[q_idx]; | |
1619 | napi_disable(&q_vector->napi); | |
1620 | } | |
1621 | } | |
1622 | ||
504c5eac AD |
1623 | void fm10k_down(struct fm10k_intfc *interface) |
1624 | { | |
1625 | struct net_device *netdev = interface->netdev; | |
1626 | struct fm10k_hw *hw = &interface->hw; | |
1627 | ||
1628 | /* signal that we are down to the interrupt handler and service task */ | |
1629 | set_bit(__FM10K_DOWN, &interface->state); | |
1630 | ||
1631 | /* call carrier off first to avoid false dev_watchdog timeouts */ | |
1632 | netif_carrier_off(netdev); | |
1633 | ||
1634 | /* disable transmits */ | |
1635 | netif_tx_stop_all_queues(netdev); | |
1636 | netif_tx_disable(netdev); | |
1637 | ||
1638 | /* reset Rx filters */ | |
1639 | fm10k_reset_rx_state(interface); | |
1640 | ||
1641 | /* allow 10ms for device to quiesce */ | |
1642 | usleep_range(10000, 20000); | |
1643 | ||
18283cad AD |
1644 | /* disable polling routines */ |
1645 | fm10k_napi_disable_all(interface); | |
1646 | ||
b7d8514c AD |
1647 | /* capture stats one last time before stopping interface */ |
1648 | fm10k_update_stats(interface); | |
1649 | ||
504c5eac AD |
1650 | /* Disable DMA engine for Tx/Rx */ |
1651 | hw->mac.ops.stop_hw(hw); | |
3abaae42 AD |
1652 | |
1653 | /* free any buffers still on the rings */ | |
1654 | fm10k_clean_all_tx_rings(interface); | |
ec6acb80 | 1655 | fm10k_clean_all_rx_rings(interface); |
504c5eac AD |
1656 | } |
1657 | ||
0e7b3644 AD |
1658 | /** |
1659 | * fm10k_sw_init - Initialize general software structures | |
1660 | * @interface: host interface private structure to initialize | |
1661 | * | |
1662 | * fm10k_sw_init initializes the interface private data structure. | |
1663 | * Fields are initialized based on PCI device information and | |
1664 | * OS network device settings (MTU size). | |
1665 | **/ | |
1666 | static int fm10k_sw_init(struct fm10k_intfc *interface, | |
1667 | const struct pci_device_id *ent) | |
1668 | { | |
0e7b3644 AD |
1669 | const struct fm10k_info *fi = fm10k_info_tbl[ent->driver_data]; |
1670 | struct fm10k_hw *hw = &interface->hw; | |
1671 | struct pci_dev *pdev = interface->pdev; | |
1672 | struct net_device *netdev = interface->netdev; | |
c41a4fba | 1673 | u32 rss_key[FM10K_RSSRK_SIZE]; |
0e7b3644 AD |
1674 | unsigned int rss; |
1675 | int err; | |
1676 | ||
1677 | /* initialize back pointer */ | |
1678 | hw->back = interface; | |
1679 | hw->hw_addr = interface->uc_addr; | |
1680 | ||
1681 | /* PCI config space info */ | |
1682 | hw->vendor_id = pdev->vendor; | |
1683 | hw->device_id = pdev->device; | |
1684 | hw->revision_id = pdev->revision; | |
1685 | hw->subsystem_vendor_id = pdev->subsystem_vendor; | |
1686 | hw->subsystem_device_id = pdev->subsystem_device; | |
1687 | ||
1688 | /* Setup hw api */ | |
1689 | memcpy(&hw->mac.ops, fi->mac_ops, sizeof(hw->mac.ops)); | |
1690 | hw->mac.type = fi->mac; | |
1691 | ||
883a9ccb AD |
1692 | /* Setup IOV handlers */ |
1693 | if (fi->iov_ops) | |
1694 | memcpy(&hw->iov.ops, fi->iov_ops, sizeof(hw->iov.ops)); | |
1695 | ||
0e7b3644 AD |
1696 | /* Set common capability flags and settings */ |
1697 | rss = min_t(int, FM10K_MAX_RSS_INDICES, num_online_cpus()); | |
1698 | interface->ring_feature[RING_F_RSS].limit = rss; | |
1699 | fi->get_invariants(hw); | |
1700 | ||
1701 | /* pick up the PCIe bus settings for reporting later */ | |
1702 | if (hw->mac.ops.get_bus_info) | |
1703 | hw->mac.ops.get_bus_info(hw); | |
1704 | ||
1705 | /* limit the usable DMA range */ | |
1706 | if (hw->mac.ops.set_dma_mask) | |
1707 | hw->mac.ops.set_dma_mask(hw, dma_get_mask(&pdev->dev)); | |
1708 | ||
1709 | /* update netdev with DMA restrictions */ | |
1710 | if (dma_get_mask(&pdev->dev) > DMA_BIT_MASK(32)) { | |
1711 | netdev->features |= NETIF_F_HIGHDMA; | |
1712 | netdev->vlan_features |= NETIF_F_HIGHDMA; | |
1713 | } | |
1714 | ||
b7d8514c AD |
1715 | /* delay any future reset requests */ |
1716 | interface->last_reset = jiffies + (10 * HZ); | |
1717 | ||
0e7b3644 | 1718 | /* reset and initialize the hardware so it is in a known state */ |
1343c65f JK |
1719 | err = hw->mac.ops.reset_hw(hw); |
1720 | if (err) { | |
1721 | dev_err(&pdev->dev, "reset_hw failed: %d\n", err); | |
1722 | return err; | |
1723 | } | |
1724 | ||
1725 | err = hw->mac.ops.init_hw(hw); | |
0e7b3644 AD |
1726 | if (err) { |
1727 | dev_err(&pdev->dev, "init_hw failed: %d\n", err); | |
1728 | return err; | |
1729 | } | |
1730 | ||
1731 | /* initialize hardware statistics */ | |
1732 | hw->mac.ops.update_hw_stats(hw, &interface->stats); | |
1733 | ||
883a9ccb AD |
1734 | /* Set upper limit on IOV VFs that can be allocated */ |
1735 | pci_sriov_set_totalvfs(pdev, hw->iov.total_vfs); | |
1736 | ||
0e7b3644 AD |
1737 | /* Start with random Ethernet address */ |
1738 | eth_random_addr(hw->mac.addr); | |
1739 | ||
1740 | /* Initialize MAC address from hardware */ | |
1741 | err = hw->mac.ops.read_mac_addr(hw); | |
1742 | if (err) { | |
1743 | dev_warn(&pdev->dev, | |
1744 | "Failed to obtain MAC address defaulting to random\n"); | |
1745 | /* tag address assignment as random */ | |
1746 | netdev->addr_assign_type |= NET_ADDR_RANDOM; | |
1747 | } | |
1748 | ||
1749 | memcpy(netdev->dev_addr, hw->mac.addr, netdev->addr_len); | |
1750 | memcpy(netdev->perm_addr, hw->mac.addr, netdev->addr_len); | |
1751 | ||
1752 | if (!is_valid_ether_addr(netdev->perm_addr)) { | |
1753 | dev_err(&pdev->dev, "Invalid MAC Address\n"); | |
1754 | return -EIO; | |
1755 | } | |
1756 | ||
a211e013 AD |
1757 | /* assign BAR 4 resources for use with PTP */ |
1758 | if (fm10k_read_reg(hw, FM10K_CTRL) & FM10K_CTRL_BAR4_ALLOWED) | |
1759 | interface->sw_addr = ioremap(pci_resource_start(pdev, 4), | |
1760 | pci_resource_len(pdev, 4)); | |
1761 | hw->sw_addr = interface->sw_addr; | |
1762 | ||
9f801abc AD |
1763 | /* initialize DCBNL interface */ |
1764 | fm10k_dcbnl_set_ops(netdev); | |
1765 | ||
b7d8514c AD |
1766 | /* Initialize service timer and service task */ |
1767 | set_bit(__FM10K_SERVICE_DISABLE, &interface->state); | |
1768 | setup_timer(&interface->service_timer, &fm10k_service_timer, | |
1769 | (unsigned long)interface); | |
1770 | INIT_WORK(&interface->service_task, fm10k_service_task); | |
1771 | ||
54b3c9cf JK |
1772 | /* kick off service timer now, even when interface is down */ |
1773 | mod_timer(&interface->service_timer, (HZ * 2) + jiffies); | |
1774 | ||
a211e013 AD |
1775 | /* Intitialize timestamp data */ |
1776 | fm10k_ts_init(interface); | |
1777 | ||
e27ef599 AD |
1778 | /* set default ring sizes */ |
1779 | interface->tx_ring_count = FM10K_DEFAULT_TXD; | |
1780 | interface->rx_ring_count = FM10K_DEFAULT_RXD; | |
1781 | ||
18283cad | 1782 | /* set default interrupt moderation */ |
436ea956 JK |
1783 | interface->tx_itr = FM10K_TX_ITR_DEFAULT; |
1784 | interface->rx_itr = FM10K_ITR_ADAPTIVE | FM10K_RX_ITR_DEFAULT; | |
18283cad | 1785 | |
0e7b3644 AD |
1786 | /* initialize vxlan_port list */ |
1787 | INIT_LIST_HEAD(&interface->vxlan_port); | |
1788 | ||
c41a4fba ED |
1789 | netdev_rss_key_fill(rss_key, sizeof(rss_key)); |
1790 | memcpy(interface->rssrk, rss_key, sizeof(rss_key)); | |
0e7b3644 AD |
1791 | |
1792 | /* Start off interface as being down */ | |
1793 | set_bit(__FM10K_DOWN, &interface->state); | |
1794 | ||
1795 | return 0; | |
1796 | } | |
1797 | ||
1798 | static void fm10k_slot_warn(struct fm10k_intfc *interface) | |
1799 | { | |
106c07a4 JK |
1800 | enum pcie_link_width width = PCIE_LNK_WIDTH_UNKNOWN; |
1801 | enum pci_bus_speed speed = PCI_SPEED_UNKNOWN; | |
0e7b3644 | 1802 | struct fm10k_hw *hw = &interface->hw; |
106c07a4 | 1803 | int max_gts = 0, expected_gts = 0; |
0e7b3644 | 1804 | |
106c07a4 JK |
1805 | if (pcie_get_minimum_link(interface->pdev, &speed, &width) || |
1806 | speed == PCI_SPEED_UNKNOWN || width == PCIE_LNK_WIDTH_UNKNOWN) { | |
1807 | dev_warn(&interface->pdev->dev, | |
1808 | "Unable to determine PCI Express bandwidth.\n"); | |
0e7b3644 | 1809 | return; |
106c07a4 JK |
1810 | } |
1811 | ||
1812 | switch (speed) { | |
1813 | case PCIE_SPEED_2_5GT: | |
1814 | /* 8b/10b encoding reduces max throughput by 20% */ | |
1815 | max_gts = 2 * width; | |
1816 | break; | |
1817 | case PCIE_SPEED_5_0GT: | |
1818 | /* 8b/10b encoding reduces max throughput by 20% */ | |
1819 | max_gts = 4 * width; | |
1820 | break; | |
1821 | case PCIE_SPEED_8_0GT: | |
1822 | /* 128b/130b encoding has less than 2% impact on throughput */ | |
1823 | max_gts = 8 * width; | |
1824 | break; | |
1825 | default: | |
1826 | dev_warn(&interface->pdev->dev, | |
1827 | "Unable to determine PCI Express bandwidth.\n"); | |
1828 | return; | |
1829 | } | |
1830 | ||
1831 | dev_info(&interface->pdev->dev, | |
1832 | "PCI Express bandwidth of %dGT/s available\n", | |
1833 | max_gts); | |
1834 | dev_info(&interface->pdev->dev, | |
1835 | "(Speed:%s, Width: x%d, Encoding Loss:%s, Payload:%s)\n", | |
1836 | (speed == PCIE_SPEED_8_0GT ? "8.0GT/s" : | |
1837 | speed == PCIE_SPEED_5_0GT ? "5.0GT/s" : | |
1838 | speed == PCIE_SPEED_2_5GT ? "2.5GT/s" : | |
1839 | "Unknown"), | |
1840 | hw->bus.width, | |
1841 | (speed == PCIE_SPEED_2_5GT ? "20%" : | |
1842 | speed == PCIE_SPEED_5_0GT ? "20%" : | |
1843 | speed == PCIE_SPEED_8_0GT ? "<2%" : | |
1844 | "Unknown"), | |
1845 | (hw->bus.payload == fm10k_bus_payload_128 ? "128B" : | |
1846 | hw->bus.payload == fm10k_bus_payload_256 ? "256B" : | |
1847 | hw->bus.payload == fm10k_bus_payload_512 ? "512B" : | |
1848 | "Unknown")); | |
0e7b3644 | 1849 | |
106c07a4 JK |
1850 | switch (hw->bus_caps.speed) { |
1851 | case fm10k_bus_speed_2500: | |
1852 | /* 8b/10b encoding reduces max throughput by 20% */ | |
1853 | expected_gts = 2 * hw->bus_caps.width; | |
1854 | break; | |
1855 | case fm10k_bus_speed_5000: | |
1856 | /* 8b/10b encoding reduces max throughput by 20% */ | |
1857 | expected_gts = 4 * hw->bus_caps.width; | |
1858 | break; | |
1859 | case fm10k_bus_speed_8000: | |
1860 | /* 128b/130b encoding has less than 2% impact on throughput */ | |
1861 | expected_gts = 8 * hw->bus_caps.width; | |
1862 | break; | |
1863 | default: | |
1864 | dev_warn(&interface->pdev->dev, | |
1865 | "Unable to determine expected PCI Express bandwidth.\n"); | |
1866 | return; | |
1867 | } | |
1868 | ||
1869 | if (max_gts < expected_gts) { | |
1870 | dev_warn(&interface->pdev->dev, | |
1871 | "This device requires %dGT/s of bandwidth for optimal performance.\n", | |
1872 | expected_gts); | |
1873 | dev_warn(&interface->pdev->dev, | |
1874 | "A %sslot with x%d lanes is suggested.\n", | |
1875 | (hw->bus_caps.speed == fm10k_bus_speed_2500 ? "2.5GT/s " : | |
1876 | hw->bus_caps.speed == fm10k_bus_speed_5000 ? "5.0GT/s " : | |
1877 | hw->bus_caps.speed == fm10k_bus_speed_8000 ? "8.0GT/s " : ""), | |
1878 | hw->bus_caps.width); | |
1879 | } | |
0e7b3644 AD |
1880 | } |
1881 | ||
b3890e30 AD |
1882 | /** |
1883 | * fm10k_probe - Device Initialization Routine | |
1884 | * @pdev: PCI device information struct | |
1885 | * @ent: entry in fm10k_pci_tbl | |
1886 | * | |
1887 | * Returns 0 on success, negative on failure | |
1888 | * | |
1889 | * fm10k_probe initializes an interface identified by a pci_dev structure. | |
1890 | * The OS initialization, configuring of the interface private structure, | |
1891 | * and a hardware reset occur. | |
1892 | **/ | |
1893 | static int fm10k_probe(struct pci_dev *pdev, | |
1894 | const struct pci_device_id *ent) | |
1895 | { | |
0e7b3644 AD |
1896 | struct net_device *netdev; |
1897 | struct fm10k_intfc *interface; | |
b3890e30 | 1898 | int err; |
b3890e30 AD |
1899 | |
1900 | err = pci_enable_device_mem(pdev); | |
1901 | if (err) | |
1902 | return err; | |
1903 | ||
c04ae58e JK |
1904 | err = dma_set_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(48)); |
1905 | if (err) | |
b3890e30 | 1906 | err = dma_set_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(32)); |
c04ae58e JK |
1907 | if (err) { |
1908 | dev_err(&pdev->dev, | |
1909 | "DMA configuration failed: %d\n", err); | |
1910 | goto err_dma; | |
b3890e30 AD |
1911 | } |
1912 | ||
1913 | err = pci_request_selected_regions(pdev, | |
1914 | pci_select_bars(pdev, | |
1915 | IORESOURCE_MEM), | |
1916 | fm10k_driver_name); | |
1917 | if (err) { | |
1918 | dev_err(&pdev->dev, | |
0197cde6 | 1919 | "pci_request_selected_regions failed: %d\n", err); |
b3890e30 AD |
1920 | goto err_pci_reg; |
1921 | } | |
1922 | ||
19ae1b3f AD |
1923 | pci_enable_pcie_error_reporting(pdev); |
1924 | ||
b3890e30 AD |
1925 | pci_set_master(pdev); |
1926 | pci_save_state(pdev); | |
1927 | ||
e0244903 | 1928 | netdev = fm10k_alloc_netdev(fm10k_info_tbl[ent->driver_data]); |
0e7b3644 AD |
1929 | if (!netdev) { |
1930 | err = -ENOMEM; | |
1931 | goto err_alloc_netdev; | |
1932 | } | |
1933 | ||
1934 | SET_NETDEV_DEV(netdev, &pdev->dev); | |
1935 | ||
1936 | interface = netdev_priv(netdev); | |
1937 | pci_set_drvdata(pdev, interface); | |
1938 | ||
1939 | interface->netdev = netdev; | |
1940 | interface->pdev = pdev; | |
0e7b3644 AD |
1941 | |
1942 | interface->uc_addr = ioremap(pci_resource_start(pdev, 0), | |
1943 | FM10K_UC_ADDR_SIZE); | |
1944 | if (!interface->uc_addr) { | |
1945 | err = -EIO; | |
1946 | goto err_ioremap; | |
1947 | } | |
1948 | ||
1949 | err = fm10k_sw_init(interface, ent); | |
1950 | if (err) | |
1951 | goto err_sw_init; | |
1952 | ||
7461fd91 AD |
1953 | /* enable debugfs support */ |
1954 | fm10k_dbg_intfc_init(interface); | |
1955 | ||
18283cad AD |
1956 | err = fm10k_init_queueing_scheme(interface); |
1957 | if (err) | |
1958 | goto err_sw_init; | |
1959 | ||
1960 | err = fm10k_mbx_request_irq(interface); | |
1961 | if (err) | |
1962 | goto err_mbx_interrupt; | |
1963 | ||
0e7b3644 AD |
1964 | /* final check of hardware state before registering the interface */ |
1965 | err = fm10k_hw_ready(interface); | |
1966 | if (err) | |
1967 | goto err_register; | |
1968 | ||
1969 | err = register_netdev(netdev); | |
1970 | if (err) | |
1971 | goto err_register; | |
1972 | ||
1973 | /* carrier off reporting is important to ethtool even BEFORE open */ | |
1974 | netif_carrier_off(netdev); | |
1975 | ||
1976 | /* stop all the transmit queues from transmitting until link is up */ | |
1977 | netif_tx_stop_all_queues(netdev); | |
1978 | ||
a211e013 AD |
1979 | /* Register PTP interface */ |
1980 | fm10k_ptp_register(interface); | |
1981 | ||
0e7b3644 AD |
1982 | /* print warning for non-optimal configurations */ |
1983 | fm10k_slot_warn(interface); | |
1984 | ||
0ff36676 AD |
1985 | /* report MAC address for logging */ |
1986 | dev_info(&pdev->dev, "%pM\n", netdev->dev_addr); | |
1987 | ||
883a9ccb AD |
1988 | /* enable SR-IOV after registering netdev to enforce PF/VF ordering */ |
1989 | fm10k_iov_configure(pdev, 0); | |
1990 | ||
b7d8514c AD |
1991 | /* clear the service task disable bit to allow service task to start */ |
1992 | clear_bit(__FM10K_SERVICE_DISABLE, &interface->state); | |
1993 | ||
b3890e30 AD |
1994 | return 0; |
1995 | ||
0e7b3644 | 1996 | err_register: |
18283cad AD |
1997 | fm10k_mbx_free_irq(interface); |
1998 | err_mbx_interrupt: | |
1999 | fm10k_clear_queueing_scheme(interface); | |
0e7b3644 | 2000 | err_sw_init: |
a211e013 AD |
2001 | if (interface->sw_addr) |
2002 | iounmap(interface->sw_addr); | |
0e7b3644 AD |
2003 | iounmap(interface->uc_addr); |
2004 | err_ioremap: | |
2005 | free_netdev(netdev); | |
2006 | err_alloc_netdev: | |
2007 | pci_release_selected_regions(pdev, | |
2008 | pci_select_bars(pdev, IORESOURCE_MEM)); | |
b3890e30 AD |
2009 | err_pci_reg: |
2010 | err_dma: | |
2011 | pci_disable_device(pdev); | |
2012 | return err; | |
2013 | } | |
2014 | ||
2015 | /** | |
2016 | * fm10k_remove - Device Removal Routine | |
2017 | * @pdev: PCI device information struct | |
2018 | * | |
2019 | * fm10k_remove is called by the PCI subsystem to alert the driver | |
2020 | * that it should release a PCI device. The could be caused by a | |
2021 | * Hot-Plug event, or because the driver is going to be removed from | |
2022 | * memory. | |
2023 | **/ | |
2024 | static void fm10k_remove(struct pci_dev *pdev) | |
2025 | { | |
0e7b3644 AD |
2026 | struct fm10k_intfc *interface = pci_get_drvdata(pdev); |
2027 | struct net_device *netdev = interface->netdev; | |
2028 | ||
54b3c9cf JK |
2029 | del_timer_sync(&interface->service_timer); |
2030 | ||
b7d8514c AD |
2031 | set_bit(__FM10K_SERVICE_DISABLE, &interface->state); |
2032 | cancel_work_sync(&interface->service_task); | |
2033 | ||
0e7b3644 AD |
2034 | /* free netdev, this may bounce the interrupts due to setup_tc */ |
2035 | if (netdev->reg_state == NETREG_REGISTERED) | |
2036 | unregister_netdev(netdev); | |
2037 | ||
a211e013 AD |
2038 | /* cleanup timestamp handling */ |
2039 | fm10k_ptp_unregister(interface); | |
2040 | ||
883a9ccb AD |
2041 | /* release VFs */ |
2042 | fm10k_iov_disable(pdev); | |
2043 | ||
18283cad AD |
2044 | /* disable mailbox interrupt */ |
2045 | fm10k_mbx_free_irq(interface); | |
2046 | ||
2047 | /* free interrupts */ | |
2048 | fm10k_clear_queueing_scheme(interface); | |
2049 | ||
7461fd91 AD |
2050 | /* remove any debugfs interfaces */ |
2051 | fm10k_dbg_intfc_exit(interface); | |
2052 | ||
a211e013 AD |
2053 | if (interface->sw_addr) |
2054 | iounmap(interface->sw_addr); | |
0e7b3644 AD |
2055 | iounmap(interface->uc_addr); |
2056 | ||
2057 | free_netdev(netdev); | |
2058 | ||
b3890e30 AD |
2059 | pci_release_selected_regions(pdev, |
2060 | pci_select_bars(pdev, IORESOURCE_MEM)); | |
2061 | ||
19ae1b3f AD |
2062 | pci_disable_pcie_error_reporting(pdev); |
2063 | ||
b3890e30 AD |
2064 | pci_disable_device(pdev); |
2065 | } | |
2066 | ||
19ae1b3f AD |
2067 | #ifdef CONFIG_PM |
2068 | /** | |
2069 | * fm10k_resume - Restore device to pre-sleep state | |
2070 | * @pdev: PCI device information struct | |
2071 | * | |
2072 | * fm10k_resume is called after the system has powered back up from a sleep | |
2073 | * state and is ready to resume operation. This function is meant to restore | |
2074 | * the device back to its pre-sleep state. | |
2075 | **/ | |
2076 | static int fm10k_resume(struct pci_dev *pdev) | |
2077 | { | |
2078 | struct fm10k_intfc *interface = pci_get_drvdata(pdev); | |
2079 | struct net_device *netdev = interface->netdev; | |
2080 | struct fm10k_hw *hw = &interface->hw; | |
2081 | u32 err; | |
2082 | ||
2083 | pci_set_power_state(pdev, PCI_D0); | |
2084 | pci_restore_state(pdev); | |
2085 | ||
2086 | /* pci_restore_state clears dev->state_saved so call | |
2087 | * pci_save_state to restore it. | |
2088 | */ | |
2089 | pci_save_state(pdev); | |
2090 | ||
2091 | err = pci_enable_device_mem(pdev); | |
2092 | if (err) { | |
2093 | dev_err(&pdev->dev, "Cannot enable PCI device from suspend\n"); | |
2094 | return err; | |
2095 | } | |
2096 | pci_set_master(pdev); | |
2097 | ||
2098 | pci_wake_from_d3(pdev, false); | |
2099 | ||
2100 | /* refresh hw_addr in case it was dropped */ | |
2101 | hw->hw_addr = interface->uc_addr; | |
2102 | ||
2103 | /* reset hardware to known state */ | |
2104 | err = hw->mac.ops.init_hw(&interface->hw); | |
1343c65f JK |
2105 | if (err) { |
2106 | dev_err(&pdev->dev, "init_hw failed: %d\n", err); | |
19ae1b3f | 2107 | return err; |
1343c65f | 2108 | } |
19ae1b3f AD |
2109 | |
2110 | /* reset statistics starting values */ | |
2111 | hw->mac.ops.rebind_hw_stats(hw, &interface->stats); | |
2112 | ||
a211e013 AD |
2113 | /* reset clock */ |
2114 | fm10k_ts_reset(interface); | |
2115 | ||
19ae1b3f AD |
2116 | rtnl_lock(); |
2117 | ||
2118 | err = fm10k_init_queueing_scheme(interface); | |
2119 | if (!err) { | |
2120 | fm10k_mbx_request_irq(interface); | |
2121 | if (netif_running(netdev)) | |
2122 | err = fm10k_open(netdev); | |
2123 | } | |
2124 | ||
2125 | rtnl_unlock(); | |
2126 | ||
2127 | if (err) | |
2128 | return err; | |
2129 | ||
e4029662 JK |
2130 | /* assume host is not ready, to prevent race with watchdog in case we |
2131 | * actually don't have connection to the switch | |
2132 | */ | |
2133 | interface->host_ready = false; | |
2134 | fm10k_watchdog_host_not_ready(interface); | |
2135 | ||
2136 | /* clear the service task disable bit to allow service task to start */ | |
2137 | clear_bit(__FM10K_SERVICE_DISABLE, &interface->state); | |
2138 | fm10k_service_event_schedule(interface); | |
2139 | ||
883a9ccb AD |
2140 | /* restore SR-IOV interface */ |
2141 | fm10k_iov_resume(pdev); | |
2142 | ||
19ae1b3f AD |
2143 | netif_device_attach(netdev); |
2144 | ||
2145 | return 0; | |
2146 | } | |
2147 | ||
2148 | /** | |
2149 | * fm10k_suspend - Prepare the device for a system sleep state | |
2150 | * @pdev: PCI device information struct | |
2151 | * | |
2152 | * fm10k_suspend is meant to shutdown the device prior to the system entering | |
2153 | * a sleep state. The fm10k hardware does not support wake on lan so the | |
2154 | * driver simply needs to shut down the device so it is in a low power state. | |
2155 | **/ | |
de445199 JK |
2156 | static int fm10k_suspend(struct pci_dev *pdev, |
2157 | pm_message_t __always_unused state) | |
19ae1b3f AD |
2158 | { |
2159 | struct fm10k_intfc *interface = pci_get_drvdata(pdev); | |
2160 | struct net_device *netdev = interface->netdev; | |
2161 | int err = 0; | |
2162 | ||
2163 | netif_device_detach(netdev); | |
2164 | ||
883a9ccb AD |
2165 | fm10k_iov_suspend(pdev); |
2166 | ||
e4029662 JK |
2167 | /* the watchdog tasks may read registers, which will appear like a |
2168 | * surprise-remove event once the PCI device is disabled. This will | |
2169 | * cause us to close the netdevice, so we don't retain the open/closed | |
2170 | * state post-resume. Prevent this by disabling the service task while | |
2171 | * suspended, until we actually resume. | |
2172 | */ | |
2173 | set_bit(__FM10K_SERVICE_DISABLE, &interface->state); | |
2174 | cancel_work_sync(&interface->service_task); | |
2175 | ||
19ae1b3f AD |
2176 | rtnl_lock(); |
2177 | ||
2178 | if (netif_running(netdev)) | |
2179 | fm10k_close(netdev); | |
2180 | ||
2181 | fm10k_mbx_free_irq(interface); | |
2182 | ||
2183 | fm10k_clear_queueing_scheme(interface); | |
2184 | ||
2185 | rtnl_unlock(); | |
2186 | ||
2187 | err = pci_save_state(pdev); | |
2188 | if (err) | |
2189 | return err; | |
2190 | ||
2191 | pci_disable_device(pdev); | |
2192 | pci_wake_from_d3(pdev, false); | |
2193 | pci_set_power_state(pdev, PCI_D3hot); | |
2194 | ||
2195 | return 0; | |
2196 | } | |
2197 | ||
2198 | #endif /* CONFIG_PM */ | |
2199 | /** | |
2200 | * fm10k_io_error_detected - called when PCI error is detected | |
2201 | * @pdev: Pointer to PCI device | |
2202 | * @state: The current pci connection state | |
2203 | * | |
2204 | * This function is called after a PCI bus error affecting | |
2205 | * this device has been detected. | |
2206 | */ | |
2207 | static pci_ers_result_t fm10k_io_error_detected(struct pci_dev *pdev, | |
2208 | pci_channel_state_t state) | |
2209 | { | |
2210 | struct fm10k_intfc *interface = pci_get_drvdata(pdev); | |
2211 | struct net_device *netdev = interface->netdev; | |
2212 | ||
2213 | netif_device_detach(netdev); | |
2214 | ||
2215 | if (state == pci_channel_io_perm_failure) | |
2216 | return PCI_ERS_RESULT_DISCONNECT; | |
2217 | ||
2218 | if (netif_running(netdev)) | |
2219 | fm10k_close(netdev); | |
2220 | ||
875328e4 JK |
2221 | /* free interrupts */ |
2222 | fm10k_clear_queueing_scheme(interface); | |
2223 | ||
19ae1b3f AD |
2224 | fm10k_mbx_free_irq(interface); |
2225 | ||
2226 | pci_disable_device(pdev); | |
2227 | ||
2228 | /* Request a slot reset. */ | |
2229 | return PCI_ERS_RESULT_NEED_RESET; | |
2230 | } | |
2231 | ||
2232 | /** | |
2233 | * fm10k_io_slot_reset - called after the pci bus has been reset. | |
2234 | * @pdev: Pointer to PCI device | |
2235 | * | |
2236 | * Restart the card from scratch, as if from a cold-boot. | |
2237 | */ | |
2238 | static pci_ers_result_t fm10k_io_slot_reset(struct pci_dev *pdev) | |
2239 | { | |
2240 | struct fm10k_intfc *interface = pci_get_drvdata(pdev); | |
2241 | pci_ers_result_t result; | |
2242 | ||
2243 | if (pci_enable_device_mem(pdev)) { | |
2244 | dev_err(&pdev->dev, | |
2245 | "Cannot re-enable PCI device after reset.\n"); | |
2246 | result = PCI_ERS_RESULT_DISCONNECT; | |
2247 | } else { | |
2248 | pci_set_master(pdev); | |
2249 | pci_restore_state(pdev); | |
2250 | ||
2251 | /* After second error pci->state_saved is false, this | |
2252 | * resets it so EEH doesn't break. | |
2253 | */ | |
2254 | pci_save_state(pdev); | |
2255 | ||
2256 | pci_wake_from_d3(pdev, false); | |
2257 | ||
2258 | /* refresh hw_addr in case it was dropped */ | |
2259 | interface->hw.hw_addr = interface->uc_addr; | |
2260 | ||
2261 | interface->flags |= FM10K_FLAG_RESET_REQUESTED; | |
2262 | fm10k_service_event_schedule(interface); | |
2263 | ||
2264 | result = PCI_ERS_RESULT_RECOVERED; | |
2265 | } | |
2266 | ||
2267 | pci_cleanup_aer_uncorrect_error_status(pdev); | |
2268 | ||
2269 | return result; | |
2270 | } | |
2271 | ||
2272 | /** | |
2273 | * fm10k_io_resume - called when traffic can start flowing again. | |
2274 | * @pdev: Pointer to PCI device | |
2275 | * | |
2276 | * This callback is called when the error recovery driver tells us that | |
2277 | * its OK to resume normal operation. | |
2278 | */ | |
2279 | static void fm10k_io_resume(struct pci_dev *pdev) | |
2280 | { | |
2281 | struct fm10k_intfc *interface = pci_get_drvdata(pdev); | |
2282 | struct net_device *netdev = interface->netdev; | |
2283 | struct fm10k_hw *hw = &interface->hw; | |
2284 | int err = 0; | |
2285 | ||
2286 | /* reset hardware to known state */ | |
1343c65f JK |
2287 | err = hw->mac.ops.init_hw(&interface->hw); |
2288 | if (err) { | |
2289 | dev_err(&pdev->dev, "init_hw failed: %d\n", err); | |
2290 | return; | |
2291 | } | |
19ae1b3f AD |
2292 | |
2293 | /* reset statistics starting values */ | |
2294 | hw->mac.ops.rebind_hw_stats(hw, &interface->stats); | |
2295 | ||
875328e4 JK |
2296 | err = fm10k_init_queueing_scheme(interface); |
2297 | if (err) { | |
2298 | dev_err(&interface->pdev->dev, "init_queueing_scheme failed: %d\n", err); | |
2299 | return; | |
2300 | } | |
2301 | ||
19ae1b3f AD |
2302 | /* reassociate interrupts */ |
2303 | fm10k_mbx_request_irq(interface); | |
2304 | ||
a211e013 AD |
2305 | /* reset clock */ |
2306 | fm10k_ts_reset(interface); | |
2307 | ||
19ae1b3f AD |
2308 | if (netif_running(netdev)) |
2309 | err = fm10k_open(netdev); | |
2310 | ||
2311 | /* final check of hardware state before registering the interface */ | |
2312 | err = err ? : fm10k_hw_ready(interface); | |
2313 | ||
2314 | if (!err) | |
2315 | netif_device_attach(netdev); | |
2316 | } | |
2317 | ||
2318 | static const struct pci_error_handlers fm10k_err_handler = { | |
2319 | .error_detected = fm10k_io_error_detected, | |
2320 | .slot_reset = fm10k_io_slot_reset, | |
2321 | .resume = fm10k_io_resume, | |
2322 | }; | |
2323 | ||
b3890e30 AD |
2324 | static struct pci_driver fm10k_driver = { |
2325 | .name = fm10k_driver_name, | |
2326 | .id_table = fm10k_pci_tbl, | |
2327 | .probe = fm10k_probe, | |
2328 | .remove = fm10k_remove, | |
19ae1b3f AD |
2329 | #ifdef CONFIG_PM |
2330 | .suspend = fm10k_suspend, | |
2331 | .resume = fm10k_resume, | |
2332 | #endif | |
883a9ccb | 2333 | .sriov_configure = fm10k_iov_configure, |
19ae1b3f | 2334 | .err_handler = &fm10k_err_handler |
b3890e30 AD |
2335 | }; |
2336 | ||
2337 | /** | |
2338 | * fm10k_register_pci_driver - register driver interface | |
2339 | * | |
2340 | * This funciton is called on module load in order to register the driver. | |
2341 | **/ | |
2342 | int fm10k_register_pci_driver(void) | |
2343 | { | |
2344 | return pci_register_driver(&fm10k_driver); | |
2345 | } | |
2346 | ||
2347 | /** | |
2348 | * fm10k_unregister_pci_driver - unregister driver interface | |
2349 | * | |
2350 | * This funciton is called on module unload in order to remove the driver. | |
2351 | **/ | |
2352 | void fm10k_unregister_pci_driver(void) | |
2353 | { | |
2354 | pci_unregister_driver(&fm10k_driver); | |
2355 | } |