Commit | Line | Data |
---|---|---|
7daa6bf3 JB |
1 | /******************************************************************************* |
2 | * | |
3 | * Intel Ethernet Controller XL710 Family Linux Driver | |
88eee9bc | 4 | * Copyright(c) 2013 - 2015 Intel Corporation. |
7daa6bf3 JB |
5 | * |
6 | * This program is free software; you can redistribute it and/or modify it | |
7 | * under the terms and conditions of the GNU General Public License, | |
8 | * version 2, as published by the Free Software Foundation. | |
9 | * | |
10 | * This program is distributed in the hope it will be useful, but WITHOUT | |
11 | * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
12 | * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for | |
13 | * more details. | |
14 | * | |
dc641b73 GR |
15 | * You should have received a copy of the GNU General Public License along |
16 | * with this program. If not, see <http://www.gnu.org/licenses/>. | |
7daa6bf3 JB |
17 | * |
18 | * The full GNU General Public License is included in this distribution in | |
19 | * the file called "COPYING". | |
20 | * | |
21 | * Contact Information: | |
22 | * e1000-devel Mailing List <e1000-devel@lists.sourceforge.net> | |
23 | * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497 | |
24 | * | |
25 | ******************************************************************************/ | |
26 | ||
27 | #ifndef _I40E_H_ | |
28 | #define _I40E_H_ | |
29 | ||
30 | #include <net/tcp.h> | |
8144f0f7 | 31 | #include <net/udp.h> |
7daa6bf3 JB |
32 | #include <linux/types.h> |
33 | #include <linux/errno.h> | |
34 | #include <linux/module.h> | |
35 | #include <linux/pci.h> | |
36 | #include <linux/aer.h> | |
37 | #include <linux/netdevice.h> | |
38 | #include <linux/ioport.h> | |
2bc7ee8a | 39 | #include <linux/iommu.h> |
7daa6bf3 JB |
40 | #include <linux/slab.h> |
41 | #include <linux/list.h> | |
42 | #include <linux/string.h> | |
43 | #include <linux/in.h> | |
44 | #include <linux/ip.h> | |
45 | #include <linux/tcp.h> | |
46 | #include <linux/sctp.h> | |
47 | #include <linux/pkt_sched.h> | |
48 | #include <linux/ipv6.h> | |
7daa6bf3 JB |
49 | #include <net/checksum.h> |
50 | #include <net/ip6_checksum.h> | |
51 | #include <linux/ethtool.h> | |
52 | #include <linux/if_vlan.h> | |
51616018 | 53 | #include <linux/if_bridge.h> |
beb0dff1 JK |
54 | #include <linux/clocksource.h> |
55 | #include <linux/net_tstamp.h> | |
56 | #include <linux/ptp_clock_kernel.h> | |
7daa6bf3 JB |
57 | #include "i40e_type.h" |
58 | #include "i40e_prototype.h" | |
38e00438 VD |
59 | #ifdef I40E_FCOE |
60 | #include "i40e_fcoe.h" | |
61 | #endif | |
7daa6bf3 JB |
62 | #include "i40e_virtchnl.h" |
63 | #include "i40e_virtchnl_pf.h" | |
64 | #include "i40e_txrx.h" | |
4e3b35b0 | 65 | #include "i40e_dcb.h" |
7daa6bf3 JB |
66 | |
67 | /* Useful i40e defaults */ | |
68 | #define I40E_BASE_PF_SEID 16 | |
69 | #define I40E_BASE_VSI_SEID 512 | |
70 | #define I40E_BASE_VEB_SEID 288 | |
71 | #define I40E_MAX_VEB 16 | |
72 | ||
73 | #define I40E_MAX_NUM_DESCRIPTORS 4096 | |
a45e88c9 | 74 | #define I40E_MAX_REGISTER 0x800000 |
7daa6bf3 JB |
75 | #define I40E_DEFAULT_NUM_DESCRIPTORS 512 |
76 | #define I40E_REQ_DESCRIPTOR_MULTIPLE 32 | |
77 | #define I40E_MIN_NUM_DESCRIPTORS 64 | |
78 | #define I40E_MIN_MSIX 2 | |
79 | #define I40E_DEFAULT_NUM_VMDQ_VSI 8 /* max 256 VSIs */ | |
505682cd | 80 | #define I40E_MIN_VSI_ALLOC 51 /* LAN, ATR, FCOE, 32 VF, 16 VMDQ */ |
7daa6bf3 JB |
81 | #define I40E_DEFAULT_QUEUES_PER_VMDQ 2 /* max 16 qps */ |
82 | #define I40E_DEFAULT_QUEUES_PER_VF 4 | |
83 | #define I40E_DEFAULT_QUEUES_PER_TC 1 /* should be a power of 2 */ | |
4e3b35b0 | 84 | #define I40E_MAX_QUEUES_PER_TC 64 /* should be a power of 2 */ |
7daa6bf3 JB |
85 | #define I40E_FDIR_RING 0 |
86 | #define I40E_FDIR_RING_COUNT 32 | |
38e00438 VD |
87 | #ifdef I40E_FCOE |
88 | #define I40E_DEFAULT_FCOE 8 /* default number of QPs for FCoE */ | |
89 | #define I40E_MINIMUM_FCOE 1 /* minimum number of QPs for FCoE */ | |
90 | #endif /* I40E_FCOE */ | |
7daa6bf3 | 91 | #define I40E_MAX_AQ_BUF_SIZE 4096 |
07574897 MW |
92 | #define I40E_AQ_LEN 256 |
93 | #define I40E_AQ_WORK_LIMIT 32 | |
7daa6bf3 JB |
94 | #define I40E_MAX_USER_PRIORITY 8 |
95 | #define I40E_DEFAULT_MSG_ENABLE 4 | |
23527308 | 96 | #define I40E_QUEUE_WAIT_RETRY_LIMIT 10 |
b294ac70 | 97 | #define I40E_INT_NAME_STR_LEN (IFNAMSIZ + 9) |
7daa6bf3 | 98 | |
7e45ab44 GR |
99 | /* Ethtool Private Flags */ |
100 | #define I40E_PRIV_FLAGS_NPAR_FLAG (1 << 0) | |
101 | ||
7daa6bf3 | 102 | #define I40E_NVM_VERSION_LO_SHIFT 0 |
fe310704 | 103 | #define I40E_NVM_VERSION_LO_MASK (0xff << I40E_NVM_VERSION_LO_SHIFT) |
ff80301e JB |
104 | #define I40E_NVM_VERSION_HI_SHIFT 12 |
105 | #define I40E_NVM_VERSION_HI_MASK (0xf << I40E_NVM_VERSION_HI_SHIFT) | |
fe310704 AS |
106 | |
107 | /* The values in here are decimal coded as hex as is the case in the NVM map*/ | |
108 | #define I40E_CURRENT_NVM_VERSION_HI 0x2 | |
ff80301e | 109 | #define I40E_CURRENT_NVM_VERSION_LO 0x40 |
fe310704 | 110 | |
7daa6bf3 JB |
111 | /* magic for getting defines into strings */ |
112 | #define STRINGIFY(foo) #foo | |
113 | #define XSTRINGIFY(bar) STRINGIFY(bar) | |
114 | ||
7daa6bf3 JB |
115 | #define I40E_RX_DESC(R, i) \ |
116 | ((ring_is_16byte_desc_enabled(R)) \ | |
117 | ? (union i40e_32byte_rx_desc *) \ | |
118 | (&(((union i40e_16byte_rx_desc *)((R)->desc))[i])) \ | |
119 | : (&(((union i40e_32byte_rx_desc *)((R)->desc))[i]))) | |
120 | #define I40E_TX_DESC(R, i) \ | |
121 | (&(((struct i40e_tx_desc *)((R)->desc))[i])) | |
122 | #define I40E_TX_CTXTDESC(R, i) \ | |
123 | (&(((struct i40e_tx_context_desc *)((R)->desc))[i])) | |
124 | #define I40E_TX_FDIRDESC(R, i) \ | |
125 | (&(((struct i40e_filter_program_desc *)((R)->desc))[i])) | |
126 | ||
127 | /* default to trying for four seconds */ | |
128 | #define I40E_TRY_LINK_TIMEOUT (4 * HZ) | |
129 | ||
130 | /* driver state flags */ | |
131 | enum i40e_state_t { | |
132 | __I40E_TESTING, | |
133 | __I40E_CONFIG_BUSY, | |
134 | __I40E_CONFIG_DONE, | |
135 | __I40E_DOWN, | |
136 | __I40E_NEEDS_RESTART, | |
137 | __I40E_SERVICE_SCHED, | |
138 | __I40E_ADMINQ_EVENT_PENDING, | |
139 | __I40E_MDD_EVENT_PENDING, | |
140 | __I40E_VFLR_EVENT_PENDING, | |
141 | __I40E_RESET_RECOVERY_PENDING, | |
142 | __I40E_RESET_INTR_RECEIVED, | |
143 | __I40E_REINIT_REQUESTED, | |
144 | __I40E_PF_RESET_REQUESTED, | |
145 | __I40E_CORE_RESET_REQUESTED, | |
146 | __I40E_GLOBAL_RESET_REQUESTED, | |
7823fe34 | 147 | __I40E_EMP_RESET_REQUESTED, |
9df42d1a | 148 | __I40E_EMP_RESET_INTR_RECEIVED, |
7daa6bf3 | 149 | __I40E_FILTER_OVERFLOW_PROMISC, |
9007bccd | 150 | __I40E_SUSPENDED, |
9ce34f02 | 151 | __I40E_PTP_TX_IN_PROGRESS, |
4eb3f768 | 152 | __I40E_BAD_EEPROM, |
b5d06f05 | 153 | __I40E_DOWN_REQUESTED, |
1e1be8f6 | 154 | __I40E_FD_FLUSH_REQUESTED, |
a316f651 | 155 | __I40E_RESET_FAILED, |
69129dc3 | 156 | __I40E_PORT_TX_SUSPENDED, |
3ba9bcb4 | 157 | __I40E_VF_DISABLE, |
7daa6bf3 JB |
158 | }; |
159 | ||
160 | enum i40e_interrupt_policy { | |
161 | I40E_INTERRUPT_BEST_CASE, | |
162 | I40E_INTERRUPT_MEDIUM, | |
163 | I40E_INTERRUPT_LOWEST | |
164 | }; | |
165 | ||
166 | struct i40e_lump_tracking { | |
167 | u16 num_entries; | |
168 | u16 search_hint; | |
169 | u16 list[0]; | |
170 | #define I40E_PILE_VALID_BIT 0x8000 | |
171 | }; | |
172 | ||
173 | #define I40E_DEFAULT_ATR_SAMPLE_RATE 20 | |
55a5e60b ASJ |
174 | #define I40E_FDIR_MAX_RAW_PACKET_SIZE 512 |
175 | #define I40E_FDIR_BUFFER_FULL_MARGIN 10 | |
12957388 | 176 | #define I40E_FDIR_BUFFER_HEAD_ROOM 32 |
55a5e60b | 177 | |
433c47de ASJ |
178 | enum i40e_fd_stat_idx { |
179 | I40E_FD_STAT_ATR, | |
180 | I40E_FD_STAT_SB, | |
181 | I40E_FD_STAT_PF_COUNT | |
182 | }; | |
183 | #define I40E_FD_STAT_PF_IDX(pf_id) ((pf_id) * I40E_FD_STAT_PF_COUNT) | |
184 | #define I40E_FD_ATR_STAT_IDX(pf_id) \ | |
185 | (I40E_FD_STAT_PF_IDX(pf_id) + I40E_FD_STAT_ATR) | |
186 | #define I40E_FD_SB_STAT_IDX(pf_id) \ | |
187 | (I40E_FD_STAT_PF_IDX(pf_id) + I40E_FD_STAT_SB) | |
188 | ||
17a73f6b JG |
189 | struct i40e_fdir_filter { |
190 | struct hlist_node fdir_node; | |
191 | /* filter ipnut set */ | |
192 | u8 flow_type; | |
193 | u8 ip4_proto; | |
04b73bd7 | 194 | /* TX packet view of src and dst */ |
17a73f6b JG |
195 | __be32 dst_ip[4]; |
196 | __be32 src_ip[4]; | |
197 | __be16 src_port; | |
198 | __be16 dst_port; | |
199 | __be32 sctp_v_tag; | |
200 | /* filter control */ | |
7daa6bf3 JB |
201 | u16 q_index; |
202 | u8 flex_off; | |
203 | u8 pctype; | |
204 | u16 dest_vsi; | |
205 | u8 dest_ctl; | |
206 | u8 fd_status; | |
207 | u16 cnt_index; | |
208 | u32 fd_id; | |
7daa6bf3 JB |
209 | }; |
210 | ||
4e3b35b0 NP |
211 | #define I40E_ETH_P_LLDP 0x88cc |
212 | ||
7daa6bf3 JB |
213 | #define I40E_DCB_PRIO_TYPE_STRICT 0 |
214 | #define I40E_DCB_PRIO_TYPE_ETS 1 | |
215 | #define I40E_DCB_STRICT_PRIO_CREDITS 127 | |
216 | #define I40E_MAX_USER_PRIORITY 8 | |
217 | /* DCB per TC information data structure */ | |
218 | struct i40e_tc_info { | |
219 | u16 qoffset; /* Queue offset from base queue */ | |
220 | u16 qcount; /* Total Queues */ | |
221 | u8 netdev_tc; /* Netdev TC index if netdev associated */ | |
222 | }; | |
223 | ||
224 | /* TC configuration data structure */ | |
225 | struct i40e_tc_configuration { | |
226 | u8 numtc; /* Total number of enabled TCs */ | |
227 | u8 enabled_tc; /* TC map */ | |
228 | struct i40e_tc_info tc_info[I40E_MAX_TRAFFIC_CLASS]; | |
229 | }; | |
230 | ||
231 | /* struct that defines the Ethernet device */ | |
232 | struct i40e_pf { | |
233 | struct pci_dev *pdev; | |
234 | struct i40e_hw hw; | |
235 | unsigned long state; | |
236 | unsigned long link_check_timeout; | |
237 | struct msix_entry *msix_entries; | |
7daa6bf3 JB |
238 | bool fc_autoneg_status; |
239 | ||
240 | u16 eeprom_version; | |
6c167f58 | 241 | u16 num_vmdq_vsis; /* num vmdq vsis this pf has set up */ |
7daa6bf3 JB |
242 | u16 num_vmdq_qps; /* num queue pairs per vmdq pool */ |
243 | u16 num_vmdq_msix; /* num queue vectors per vmdq pool */ | |
244 | u16 num_req_vfs; /* num vfs requested for this vf */ | |
245 | u16 num_vf_qps; /* num queue pairs per vf */ | |
38e00438 VD |
246 | #ifdef I40E_FCOE |
247 | u16 num_fcoe_qps; /* num fcoe queues this pf has set up */ | |
248 | u16 num_fcoe_msix; /* num queue vectors per fcoe pool */ | |
249 | #endif /* I40E_FCOE */ | |
7daa6bf3 JB |
250 | u16 num_lan_qps; /* num lan queues this pf has set up */ |
251 | u16 num_lan_msix; /* num queue vectors for the base pf vsi */ | |
f8ff1464 | 252 | int queues_left; /* queues left unclaimed */ |
7daa6bf3 JB |
253 | u16 rss_size; /* num queues in the RSS array */ |
254 | u16 rss_size_max; /* HW defined max RSS queues */ | |
255 | u16 fdir_pf_filter_count; /* num of guaranteed filters for this PF */ | |
505682cd | 256 | u16 num_alloc_vsi; /* num VSIs this driver supports */ |
7daa6bf3 | 257 | u8 atr_sample_rate; |
8e2773ae | 258 | bool wol_en; |
7daa6bf3 | 259 | |
17a73f6b JG |
260 | struct hlist_head fdir_filter_list; |
261 | u16 fdir_pf_active_filters; | |
433c47de ASJ |
262 | u16 fd_sb_cnt_idx; |
263 | u16 fd_atr_cnt_idx; | |
1e1be8f6 | 264 | unsigned long fd_flush_timestamp; |
60793f4a | 265 | u32 fd_flush_cnt; |
1e1be8f6 ASJ |
266 | u32 fd_add_err; |
267 | u32 fd_atr_cnt; | |
268 | u32 fd_tcp_rule; | |
17a73f6b | 269 | |
a1c9a9d9 JK |
270 | #ifdef CONFIG_I40E_VXLAN |
271 | __be16 vxlan_ports[I40E_MAX_PF_UDP_OFFLOAD_PORTS]; | |
272 | u16 pending_vxlan_bitmap; | |
273 | ||
274 | #endif | |
7daa6bf3 JB |
275 | enum i40e_interrupt_policy int_policy; |
276 | u16 rx_itr_default; | |
277 | u16 tx_itr_default; | |
278 | u16 msg_enable; | |
b294ac70 | 279 | char int_name[I40E_INT_NAME_STR_LEN]; |
7daa6bf3 | 280 | u16 adminq_work_limit; /* num of admin receive queue desc to process */ |
21536717 SN |
281 | unsigned long service_timer_period; |
282 | unsigned long service_timer_previous; | |
7daa6bf3 JB |
283 | struct timer_list service_timer; |
284 | struct work_struct service_task; | |
285 | ||
286 | u64 flags; | |
287 | #define I40E_FLAG_RX_CSUM_ENABLED (u64)(1 << 1) | |
288 | #define I40E_FLAG_MSI_ENABLED (u64)(1 << 2) | |
289 | #define I40E_FLAG_MSIX_ENABLED (u64)(1 << 3) | |
290 | #define I40E_FLAG_RX_1BUF_ENABLED (u64)(1 << 4) | |
291 | #define I40E_FLAG_RX_PS_ENABLED (u64)(1 << 5) | |
292 | #define I40E_FLAG_RSS_ENABLED (u64)(1 << 6) | |
9f52987b NP |
293 | #define I40E_FLAG_VMDQ_ENABLED (u64)(1 << 7) |
294 | #define I40E_FLAG_FDIR_REQUIRES_REINIT (u64)(1 << 8) | |
295 | #define I40E_FLAG_NEED_LINK_UPDATE (u64)(1 << 9) | |
38e00438 VD |
296 | #ifdef I40E_FCOE |
297 | #define I40E_FLAG_FCOE_ENABLED (u64)(1 << 11) | |
298 | #endif /* I40E_FCOE */ | |
9f52987b NP |
299 | #define I40E_FLAG_IN_NETPOLL (u64)(1 << 12) |
300 | #define I40E_FLAG_16BYTE_RX_DESC_ENABLED (u64)(1 << 13) | |
301 | #define I40E_FLAG_CLEAN_ADMINQ (u64)(1 << 14) | |
302 | #define I40E_FLAG_FILTER_SYNC (u64)(1 << 15) | |
303 | #define I40E_FLAG_PROCESS_MDD_EVENT (u64)(1 << 17) | |
304 | #define I40E_FLAG_PROCESS_VFLR_EVENT (u64)(1 << 18) | |
305 | #define I40E_FLAG_SRIOV_ENABLED (u64)(1 << 19) | |
306 | #define I40E_FLAG_DCB_ENABLED (u64)(1 << 20) | |
60ea5f83 JB |
307 | #define I40E_FLAG_FD_SB_ENABLED (u64)(1 << 21) |
308 | #define I40E_FLAG_FD_ATR_ENABLED (u64)(1 << 22) | |
beb0dff1 | 309 | #define I40E_FLAG_PTP (u64)(1 << 25) |
a1c9a9d9 JK |
310 | #define I40E_FLAG_MFP_ENABLED (u64)(1 << 26) |
311 | #ifdef CONFIG_I40E_VXLAN | |
312 | #define I40E_FLAG_VXLAN_FILTER_SYNC (u64)(1 << 27) | |
313 | #endif | |
1f224ad2 | 314 | #define I40E_FLAG_PORT_ID_VALID (u64)(1 << 28) |
4d9b6043 | 315 | #define I40E_FLAG_DCB_CAPABLE (u64)(1 << 29) |
7daa6bf3 | 316 | |
61dade7e ASJ |
317 | /* tracks features that get auto disabled by errors */ |
318 | u64 auto_disable_flags; | |
319 | ||
38e00438 VD |
320 | #ifdef I40E_FCOE |
321 | struct i40e_fcoe fcoe; | |
322 | ||
323 | #endif /* I40E_FCOE */ | |
7daa6bf3 JB |
324 | bool stat_offsets_loaded; |
325 | struct i40e_hw_port_stats stats; | |
326 | struct i40e_hw_port_stats stats_offsets; | |
327 | u32 tx_timeout_count; | |
328 | u32 tx_timeout_recovery_level; | |
329 | unsigned long tx_timeout_last_recovery; | |
810b3ae4 | 330 | u32 tx_sluggish_count; |
7daa6bf3 JB |
331 | u32 hw_csum_rx_error; |
332 | u32 led_status; | |
333 | u16 corer_count; /* Core reset count */ | |
334 | u16 globr_count; /* Global reset count */ | |
335 | u16 empr_count; /* EMP reset count */ | |
336 | u16 pfr_count; /* PF reset count */ | |
cd92e72f | 337 | u16 sw_int_count; /* SW interrupt count */ |
7daa6bf3 JB |
338 | |
339 | struct mutex switch_mutex; | |
340 | u16 lan_vsi; /* our default LAN VSI */ | |
341 | u16 lan_veb; /* initial relay, if exists */ | |
342 | #define I40E_NO_VEB 0xffff | |
343 | #define I40E_NO_VSI 0xffff | |
344 | u16 next_vsi; /* Next unallocated VSI - 0-based! */ | |
345 | struct i40e_vsi **vsi; | |
346 | struct i40e_veb *veb[I40E_MAX_VEB]; | |
347 | ||
348 | struct i40e_lump_tracking *qp_pile; | |
349 | struct i40e_lump_tracking *irq_pile; | |
350 | ||
351 | /* switch config info */ | |
352 | u16 pf_seid; | |
353 | u16 main_vsi_seid; | |
354 | u16 mac_seid; | |
7daa6bf3 JB |
355 | struct kobject *switch_kobj; |
356 | #ifdef CONFIG_DEBUG_FS | |
357 | struct dentry *i40e_dbg_pf; | |
358 | #endif /* CONFIG_DEBUG_FS */ | |
359 | ||
93cd765b ASJ |
360 | u16 instance; /* A unique number per i40e_pf instance in the system */ |
361 | ||
7daa6bf3 JB |
362 | /* sr-iov config info */ |
363 | struct i40e_vf *vf; | |
364 | int num_alloc_vfs; /* actual number of VFs allocated */ | |
365 | u32 vf_aq_requests; | |
366 | ||
367 | /* DCBx/DCBNL capability for PF that indicates | |
368 | * whether DCBx is managed by firmware or host | |
369 | * based agent (LLDPAD). Also, indicates what | |
370 | * flavor of DCBx protocol (IEEE/CEE) is supported | |
371 | * by the device. For now we're supporting IEEE | |
372 | * mode only. | |
373 | */ | |
374 | u16 dcbx_cap; | |
375 | ||
376 | u32 fcoe_hmc_filt_num; | |
377 | u32 fcoe_hmc_cntx_num; | |
378 | struct i40e_filter_control_settings filter_settings; | |
beb0dff1 JK |
379 | |
380 | struct ptp_clock *ptp_clock; | |
381 | struct ptp_clock_info ptp_caps; | |
382 | struct sk_buff *ptp_tx_skb; | |
beb0dff1 | 383 | struct hwtstamp_config tstamp_config; |
beb0dff1 JK |
384 | unsigned long last_rx_ptp_check; |
385 | spinlock_t tmreg_lock; /* Used to protect the device time registers. */ | |
386 | u64 ptp_base_adj; | |
387 | u32 tx_hwtstamp_timeouts; | |
388 | u32 rx_hwtstamp_cleared; | |
389 | bool ptp_tx; | |
390 | bool ptp_rx; | |
e157ea30 | 391 | u16 rss_table_size; |
f4492db1 GR |
392 | /* These are only valid in NPAR modes */ |
393 | u32 npar_max_bw; | |
394 | u32 npar_min_bw; | |
7daa6bf3 JB |
395 | }; |
396 | ||
397 | struct i40e_mac_filter { | |
398 | struct list_head list; | |
399 | u8 macaddr[ETH_ALEN]; | |
400 | #define I40E_VLAN_ANY -1 | |
401 | s16 vlan; | |
402 | u8 counter; /* number of instances of this filter */ | |
403 | bool is_vf; /* filter belongs to a VF */ | |
404 | bool is_netdev; /* filter belongs to a netdev */ | |
405 | bool changed; /* filter needs to be sync'd to the HW */ | |
6252c7e4 | 406 | bool is_laa; /* filter is a Locally Administered Address */ |
7daa6bf3 JB |
407 | }; |
408 | ||
409 | struct i40e_veb { | |
410 | struct i40e_pf *pf; | |
411 | u16 idx; | |
412 | u16 veb_idx; /* index of VEB parent */ | |
413 | u16 seid; | |
414 | u16 uplink_seid; | |
415 | u16 stats_idx; /* index of VEB parent */ | |
416 | u8 enabled_tc; | |
51616018 | 417 | u16 bridge_mode; /* Bridge Mode (VEB/VEPA) */ |
7daa6bf3 JB |
418 | u16 flags; |
419 | u16 bw_limit; | |
420 | u8 bw_max_quanta; | |
421 | bool is_abs_credits; | |
422 | u8 bw_tc_share_credits[I40E_MAX_TRAFFIC_CLASS]; | |
423 | u16 bw_tc_limit_credits[I40E_MAX_TRAFFIC_CLASS]; | |
424 | u8 bw_tc_max_quanta[I40E_MAX_TRAFFIC_CLASS]; | |
425 | struct kobject *kobj; | |
426 | bool stat_offsets_loaded; | |
427 | struct i40e_eth_stats stats; | |
428 | struct i40e_eth_stats stats_offsets; | |
429 | }; | |
430 | ||
431 | /* struct that defines a VSI, associated with a dev */ | |
432 | struct i40e_vsi { | |
433 | struct net_device *netdev; | |
434 | unsigned long active_vlans[BITS_TO_LONGS(VLAN_N_VID)]; | |
435 | bool netdev_registered; | |
436 | bool stat_offsets_loaded; | |
437 | ||
438 | u32 current_netdev_flags; | |
439 | unsigned long state; | |
440 | #define I40E_VSI_FLAG_FILTER_CHANGED (1<<0) | |
441 | #define I40E_VSI_FLAG_VEB_OWNER (1<<1) | |
442 | unsigned long flags; | |
443 | ||
444 | struct list_head mac_filter_list; | |
445 | ||
446 | /* VSI stats */ | |
447 | struct rtnl_link_stats64 net_stats; | |
448 | struct rtnl_link_stats64 net_stats_offsets; | |
449 | struct i40e_eth_stats eth_stats; | |
450 | struct i40e_eth_stats eth_stats_offsets; | |
38e00438 VD |
451 | #ifdef I40E_FCOE |
452 | struct i40e_fcoe_stats fcoe_stats; | |
453 | struct i40e_fcoe_stats fcoe_stats_offsets; | |
454 | bool fcoe_stat_offsets_loaded; | |
455 | #endif | |
7daa6bf3 JB |
456 | u32 tx_restart; |
457 | u32 tx_busy; | |
458 | u32 rx_buf_failed; | |
459 | u32 rx_page_failed; | |
460 | ||
9f65e15b AD |
461 | /* These are containers of ring pointers, allocated at run-time */ |
462 | struct i40e_ring **rx_rings; | |
463 | struct i40e_ring **tx_rings; | |
7daa6bf3 JB |
464 | |
465 | u16 work_limit; | |
466 | /* high bit set means dynamic, use accessor routines to read/write. | |
467 | * hardware only supports 2us resolution for the ITR registers. | |
468 | * these values always store the USER setting, and must be converted | |
469 | * before programming to a register. | |
470 | */ | |
471 | u16 rx_itr_setting; | |
472 | u16 tx_itr_setting; | |
473 | ||
5db4cb59 ASJ |
474 | u16 rss_table_size; |
475 | ||
7daa6bf3 JB |
476 | u16 max_frame; |
477 | u16 rx_hdr_len; | |
478 | u16 rx_buf_len; | |
479 | u8 dtype; | |
480 | ||
481 | /* List of q_vectors allocated to this VSI */ | |
493fb300 | 482 | struct i40e_q_vector **q_vectors; |
7daa6bf3 JB |
483 | int num_q_vectors; |
484 | int base_vector; | |
63741846 | 485 | bool irqs_ready; |
7daa6bf3 JB |
486 | |
487 | u16 seid; /* HW index of this VSI (absolute index) */ | |
488 | u16 id; /* VSI number */ | |
489 | u16 uplink_seid; | |
490 | ||
491 | u16 base_queue; /* vsi's first queue in hw array */ | |
492 | u16 alloc_queue_pairs; /* Allocated Tx/Rx queues */ | |
9a3bd2f1 | 493 | u16 req_queue_pairs; /* User requested queue pairs */ |
7daa6bf3 JB |
494 | u16 num_queue_pairs; /* Used tx and rx pairs */ |
495 | u16 num_desc; | |
496 | enum i40e_vsi_type type; /* VSI type, e.g., LAN, FCoE, etc */ | |
497 | u16 vf_id; /* Virtual function ID for SRIOV VSIs */ | |
498 | ||
499 | struct i40e_tc_configuration tc_config; | |
500 | struct i40e_aqc_vsi_properties_data info; | |
501 | ||
502 | /* VSI BW limit (absolute across all TCs) */ | |
503 | u16 bw_limit; /* VSI BW Limit (0 = disabled) */ | |
504 | u8 bw_max_quanta; /* Max Quanta when BW limit is enabled */ | |
505 | ||
506 | /* Relative TC credits across VSIs */ | |
507 | u8 bw_ets_share_credits[I40E_MAX_TRAFFIC_CLASS]; | |
508 | /* TC BW limit credits within VSI */ | |
509 | u16 bw_ets_limit_credits[I40E_MAX_TRAFFIC_CLASS]; | |
510 | /* TC BW limit max quanta within VSI */ | |
511 | u8 bw_ets_max_quanta[I40E_MAX_TRAFFIC_CLASS]; | |
512 | ||
513 | struct i40e_pf *back; /* Backreference to associated PF */ | |
514 | u16 idx; /* index in pf->vsi[] */ | |
515 | u16 veb_idx; /* index of VEB parent */ | |
516 | struct kobject *kobj; /* sysfs object */ | |
517 | ||
518 | /* VSI specific handlers */ | |
519 | irqreturn_t (*irq_handler)(int irq, void *data); | |
88eee9bc CW |
520 | |
521 | /* current rxnfc data */ | |
522 | struct ethtool_rxnfc rxnfc; /* current rss hash opts */ | |
7daa6bf3 JB |
523 | } ____cacheline_internodealigned_in_smp; |
524 | ||
525 | struct i40e_netdev_priv { | |
526 | struct i40e_vsi *vsi; | |
527 | }; | |
528 | ||
529 | /* struct that defines an interrupt vector */ | |
530 | struct i40e_q_vector { | |
531 | struct i40e_vsi *vsi; | |
532 | ||
533 | u16 v_idx; /* index in the vsi->q_vector array. */ | |
534 | u16 reg_idx; /* register index of the interrupt */ | |
535 | ||
536 | struct napi_struct napi; | |
537 | ||
538 | struct i40e_ring_container rx; | |
539 | struct i40e_ring_container tx; | |
540 | ||
541 | u8 num_ringpairs; /* total number of ring pairs in vector */ | |
542 | ||
7daa6bf3 | 543 | cpumask_t affinity_mask; |
493fb300 | 544 | struct rcu_head rcu; /* to avoid race with update stats on free */ |
b294ac70 | 545 | char name[I40E_INT_NAME_STR_LEN]; |
7daa6bf3 JB |
546 | } ____cacheline_internodealigned_in_smp; |
547 | ||
548 | /* lan device */ | |
549 | struct i40e_device { | |
550 | struct list_head list; | |
551 | struct i40e_pf *pf; | |
552 | }; | |
553 | ||
554 | /** | |
555 | * i40e_fw_version_str - format the FW and NVM version strings | |
556 | * @hw: ptr to the hardware info | |
557 | **/ | |
558 | static inline char *i40e_fw_version_str(struct i40e_hw *hw) | |
559 | { | |
560 | static char buf[32]; | |
561 | ||
562 | snprintf(buf, sizeof(buf), | |
7edf810c SN |
563 | "f%d.%d.%05d a%d.%d n%x.%02x e%x", |
564 | hw->aq.fw_maj_ver, hw->aq.fw_min_ver, hw->aq.fw_build, | |
7daa6bf3 | 565 | hw->aq.api_maj_ver, hw->aq.api_min_ver, |
ff80301e JB |
566 | (hw->nvm.version & I40E_NVM_VERSION_HI_MASK) >> |
567 | I40E_NVM_VERSION_HI_SHIFT, | |
568 | (hw->nvm.version & I40E_NVM_VERSION_LO_MASK) >> | |
569 | I40E_NVM_VERSION_LO_SHIFT, | |
7edf810c | 570 | (hw->nvm.eetrack & 0xffffff)); |
7daa6bf3 JB |
571 | |
572 | return buf; | |
573 | } | |
574 | ||
575 | /** | |
576 | * i40e_netdev_to_pf: Retrieve the PF struct for given netdev | |
577 | * @netdev: the corresponding netdev | |
578 | * | |
579 | * Return the PF struct for the given netdev | |
580 | **/ | |
581 | static inline struct i40e_pf *i40e_netdev_to_pf(struct net_device *netdev) | |
582 | { | |
583 | struct i40e_netdev_priv *np = netdev_priv(netdev); | |
584 | struct i40e_vsi *vsi = np->vsi; | |
585 | ||
586 | return vsi->back; | |
587 | } | |
588 | ||
589 | static inline void i40e_vsi_setup_irqhandler(struct i40e_vsi *vsi, | |
590 | irqreturn_t (*irq_handler)(int, void *)) | |
591 | { | |
592 | vsi->irq_handler = irq_handler; | |
593 | } | |
594 | ||
595 | /** | |
596 | * i40e_rx_is_programming_status - check for programming status descriptor | |
597 | * @qw: the first quad word of the program status descriptor | |
598 | * | |
599 | * The value of in the descriptor length field indicate if this | |
600 | * is a programming status descriptor for flow director or FCoE | |
601 | * by the value of I40E_RX_PROG_STATUS_DESC_LENGTH, otherwise | |
602 | * it is a packet descriptor. | |
603 | **/ | |
604 | static inline bool i40e_rx_is_programming_status(u64 qw) | |
605 | { | |
606 | return I40E_RX_PROG_STATUS_DESC_LENGTH == | |
607 | (qw >> I40E_RX_PROG_STATUS_DESC_LENGTH_SHIFT); | |
608 | } | |
609 | ||
082def10 ASJ |
610 | /** |
611 | * i40e_get_fd_cnt_all - get the total FD filter space available | |
612 | * @pf: pointer to the pf struct | |
613 | **/ | |
614 | static inline int i40e_get_fd_cnt_all(struct i40e_pf *pf) | |
615 | { | |
616 | return pf->hw.fdir_shared_filter_count + pf->fdir_pf_filter_count; | |
617 | } | |
618 | ||
7daa6bf3 JB |
619 | /* needed by i40e_ethtool.c */ |
620 | int i40e_up(struct i40e_vsi *vsi); | |
621 | void i40e_down(struct i40e_vsi *vsi); | |
622 | extern const char i40e_driver_name[]; | |
623 | extern const char i40e_driver_version_str[]; | |
23326186 | 624 | void i40e_do_reset_safe(struct i40e_pf *pf, u32 reset_flags); |
7daa6bf3 JB |
625 | void i40e_do_reset(struct i40e_pf *pf, u32 reset_flags); |
626 | void i40e_update_stats(struct i40e_vsi *vsi); | |
627 | void i40e_update_eth_stats(struct i40e_vsi *vsi); | |
628 | struct rtnl_link_stats64 *i40e_get_vsi_stats_struct(struct i40e_vsi *vsi); | |
629 | int i40e_fetch_switch_configuration(struct i40e_pf *pf, | |
630 | bool printconfig); | |
631 | ||
17a73f6b | 632 | int i40e_program_fdir_filter(struct i40e_fdir_filter *fdir_data, u8 *raw_packet, |
7daa6bf3 | 633 | struct i40e_pf *pf, bool add); |
17a73f6b JG |
634 | int i40e_add_del_fdir(struct i40e_vsi *vsi, |
635 | struct i40e_fdir_filter *input, bool add); | |
55a5e60b ASJ |
636 | void i40e_fdir_check_and_reenable(struct i40e_pf *pf); |
637 | int i40e_get_current_fd_count(struct i40e_pf *pf); | |
12957388 | 638 | int i40e_get_cur_guaranteed_fd_count(struct i40e_pf *pf); |
1e1be8f6 | 639 | int i40e_get_current_atr_cnt(struct i40e_pf *pf); |
7c3c288b | 640 | bool i40e_set_ntuple(struct i40e_pf *pf, netdev_features_t features); |
7daa6bf3 JB |
641 | void i40e_set_ethtool_ops(struct net_device *netdev); |
642 | struct i40e_mac_filter *i40e_add_filter(struct i40e_vsi *vsi, | |
643 | u8 *macaddr, s16 vlan, | |
644 | bool is_vf, bool is_netdev); | |
645 | void i40e_del_filter(struct i40e_vsi *vsi, u8 *macaddr, s16 vlan, | |
646 | bool is_vf, bool is_netdev); | |
647 | int i40e_sync_vsi_filters(struct i40e_vsi *vsi); | |
648 | struct i40e_vsi *i40e_vsi_setup(struct i40e_pf *pf, u8 type, | |
649 | u16 uplink, u32 param1); | |
650 | int i40e_vsi_release(struct i40e_vsi *vsi); | |
651 | struct i40e_vsi *i40e_vsi_lookup(struct i40e_pf *pf, enum i40e_vsi_type type, | |
652 | struct i40e_vsi *start_vsi); | |
38e00438 VD |
653 | #ifdef I40E_FCOE |
654 | void i40e_vsi_setup_queue_map(struct i40e_vsi *vsi, | |
655 | struct i40e_vsi_context *ctxt, | |
656 | u8 enabled_tc, bool is_add); | |
657 | #endif | |
fc18eaa0 | 658 | int i40e_vsi_control_rings(struct i40e_vsi *vsi, bool enable); |
f8ff1464 | 659 | int i40e_reconfig_rss_queues(struct i40e_pf *pf, int queue_count); |
7daa6bf3 JB |
660 | struct i40e_veb *i40e_veb_setup(struct i40e_pf *pf, u16 flags, u16 uplink_seid, |
661 | u16 downlink_seid, u8 enabled_tc); | |
662 | void i40e_veb_release(struct i40e_veb *veb); | |
663 | ||
4e3b35b0 | 664 | int i40e_veb_config_tc(struct i40e_veb *veb, u8 enabled_tc); |
7daa6bf3 JB |
665 | i40e_status i40e_vsi_add_pvid(struct i40e_vsi *vsi, u16 vid); |
666 | void i40e_vsi_remove_pvid(struct i40e_vsi *vsi); | |
667 | void i40e_vsi_reset_stats(struct i40e_vsi *vsi); | |
668 | void i40e_pf_reset_stats(struct i40e_pf *pf); | |
669 | #ifdef CONFIG_DEBUG_FS | |
670 | void i40e_dbg_pf_init(struct i40e_pf *pf); | |
671 | void i40e_dbg_pf_exit(struct i40e_pf *pf); | |
672 | void i40e_dbg_init(void); | |
673 | void i40e_dbg_exit(void); | |
674 | #else | |
675 | static inline void i40e_dbg_pf_init(struct i40e_pf *pf) {} | |
676 | static inline void i40e_dbg_pf_exit(struct i40e_pf *pf) {} | |
677 | static inline void i40e_dbg_init(void) {} | |
678 | static inline void i40e_dbg_exit(void) {} | |
679 | #endif /* CONFIG_DEBUG_FS*/ | |
680 | void i40e_irq_dynamic_enable(struct i40e_vsi *vsi, int vector); | |
5c2cebda | 681 | void i40e_irq_dynamic_disable(struct i40e_vsi *vsi, int vector); |
2ef28cfb | 682 | void i40e_irq_dynamic_disable_icr0(struct i40e_pf *pf); |
116a57d4 | 683 | void i40e_irq_dynamic_enable_icr0(struct i40e_pf *pf); |
38e00438 VD |
684 | #ifdef I40E_FCOE |
685 | struct rtnl_link_stats64 *i40e_get_netdev_stats_struct( | |
686 | struct net_device *netdev, | |
687 | struct rtnl_link_stats64 *storage); | |
688 | int i40e_set_mac(struct net_device *netdev, void *p); | |
689 | void i40e_set_rx_mode(struct net_device *netdev); | |
690 | #endif | |
7daa6bf3 | 691 | int i40e_ioctl(struct net_device *netdev, struct ifreq *ifr, int cmd); |
38e00438 VD |
692 | #ifdef I40E_FCOE |
693 | void i40e_tx_timeout(struct net_device *netdev); | |
694 | int i40e_vlan_rx_add_vid(struct net_device *netdev, | |
695 | __always_unused __be16 proto, u16 vid); | |
696 | int i40e_vlan_rx_kill_vid(struct net_device *netdev, | |
697 | __always_unused __be16 proto, u16 vid); | |
698 | #endif | |
96664483 | 699 | int i40e_open(struct net_device *netdev); |
6c167f58 | 700 | int i40e_vsi_open(struct i40e_vsi *vsi); |
7daa6bf3 JB |
701 | void i40e_vlan_stripping_disable(struct i40e_vsi *vsi); |
702 | int i40e_vsi_add_vlan(struct i40e_vsi *vsi, s16 vid); | |
703 | int i40e_vsi_kill_vlan(struct i40e_vsi *vsi, s16 vid); | |
704 | struct i40e_mac_filter *i40e_put_mac_in_vlan(struct i40e_vsi *vsi, u8 *macaddr, | |
705 | bool is_vf, bool is_netdev); | |
706 | bool i40e_is_vsi_in_vlan(struct i40e_vsi *vsi); | |
707 | struct i40e_mac_filter *i40e_find_mac(struct i40e_vsi *vsi, u8 *macaddr, | |
708 | bool is_vf, bool is_netdev); | |
38e00438 | 709 | #ifdef I40E_FCOE |
38e00438 VD |
710 | int i40e_close(struct net_device *netdev); |
711 | int i40e_setup_tc(struct net_device *netdev, u8 tc); | |
712 | void i40e_netpoll(struct net_device *netdev); | |
713 | int i40e_fcoe_enable(struct net_device *netdev); | |
714 | int i40e_fcoe_disable(struct net_device *netdev); | |
715 | int i40e_fcoe_vsi_init(struct i40e_vsi *vsi, struct i40e_vsi_context *ctxt); | |
716 | u8 i40e_get_fcoe_tc_map(struct i40e_pf *pf); | |
717 | void i40e_fcoe_config_netdev(struct net_device *netdev, struct i40e_vsi *vsi); | |
718 | void i40e_fcoe_vsi_setup(struct i40e_pf *pf); | |
719 | int i40e_init_pf_fcoe(struct i40e_pf *pf); | |
720 | int i40e_fcoe_setup_ddp_resources(struct i40e_vsi *vsi); | |
721 | void i40e_fcoe_free_ddp_resources(struct i40e_vsi *vsi); | |
722 | int i40e_fcoe_handle_offload(struct i40e_ring *rx_ring, | |
723 | union i40e_rx_desc *rx_desc, | |
724 | struct sk_buff *skb); | |
725 | void i40e_fcoe_handle_status(struct i40e_ring *rx_ring, | |
726 | union i40e_rx_desc *rx_desc, u8 prog_id); | |
727 | #endif /* I40E_FCOE */ | |
7daa6bf3 | 728 | void i40e_vlan_stripping_enable(struct i40e_vsi *vsi); |
4e3b35b0 NP |
729 | #ifdef CONFIG_I40E_DCB |
730 | void i40e_dcbnl_flush_apps(struct i40e_pf *pf, | |
750fcbcf | 731 | struct i40e_dcbx_config *old_cfg, |
4e3b35b0 NP |
732 | struct i40e_dcbx_config *new_cfg); |
733 | void i40e_dcbnl_set_all(struct i40e_vsi *vsi); | |
734 | void i40e_dcbnl_setup(struct i40e_vsi *vsi); | |
735 | bool i40e_dcb_need_reconfig(struct i40e_pf *pf, | |
736 | struct i40e_dcbx_config *old_cfg, | |
737 | struct i40e_dcbx_config *new_cfg); | |
738 | #endif /* CONFIG_I40E_DCB */ | |
beb0dff1 JK |
739 | void i40e_ptp_rx_hang(struct i40e_vsi *vsi); |
740 | void i40e_ptp_tx_hwtstamp(struct i40e_pf *pf); | |
741 | void i40e_ptp_rx_hwtstamp(struct i40e_pf *pf, struct sk_buff *skb, u8 index); | |
742 | void i40e_ptp_set_increment(struct i40e_pf *pf); | |
743 | int i40e_ptp_set_ts_config(struct i40e_pf *pf, struct ifreq *ifr); | |
744 | int i40e_ptp_get_ts_config(struct i40e_pf *pf, struct ifreq *ifr); | |
745 | void i40e_ptp_init(struct i40e_pf *pf); | |
746 | void i40e_ptp_stop(struct i40e_pf *pf); | |
51616018 | 747 | int i40e_is_vsi_uplink_mode_veb(struct i40e_vsi *vsi); |
96664483 GR |
748 | #if IS_ENABLED(CONFIG_CONFIGFS_FS) |
749 | int i40e_configfs_init(void); | |
750 | void i40e_configfs_exit(void); | |
751 | #endif /* CONFIG_CONFIGFS_FS */ | |
f4492db1 GR |
752 | i40e_status i40e_get_npar_bw_setting(struct i40e_pf *pf); |
753 | i40e_status i40e_set_npar_bw_setting(struct i40e_pf *pf); | |
754 | i40e_status i40e_commit_npar_bw_setting(struct i40e_pf *pf); | |
7daa6bf3 | 755 | #endif /* _I40E_H_ */ |